2005-04-16 22:20:36 +00:00
|
|
|
/* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
|
|
|
|
*/
|
2006-01-02 09:14:23 +00:00
|
|
|
/*
|
2005-06-23 12:46:46 +00:00
|
|
|
*
|
2005-04-16 22:20:36 +00:00
|
|
|
* Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
|
|
|
|
* All Rights Reserved.
|
2005-06-23 12:46:46 +00:00
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the
|
|
|
|
* "Software"), to deal in the Software without restriction, including
|
|
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
|
|
* distribute, sub license, and/or sell copies of the Software, and to
|
|
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
|
|
* the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the
|
|
|
|
* next paragraph) shall be included in all copies or substantial portions
|
|
|
|
* of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
|
|
|
|
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
|
|
|
|
* IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
|
|
|
|
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
|
|
|
|
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
|
|
|
|
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
2006-01-02 09:14:23 +00:00
|
|
|
*/
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
#ifndef _I915_DRV_H_
|
|
|
|
#define _I915_DRV_H_
|
|
|
|
|
2012-12-03 21:03:14 +00:00
|
|
|
#include <uapi/drm/i915_drm.h>
|
|
|
|
|
2008-07-29 18:54:06 +00:00
|
|
|
#include "i915_reg.h"
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-07 22:24:08 +00:00
|
|
|
#include "intel_bios.h"
|
2010-05-21 01:08:55 +00:00
|
|
|
#include "intel_ringbuffer.h"
|
2008-10-31 02:38:48 +00:00
|
|
|
#include <linux/io-mapping.h>
|
2010-07-20 22:44:45 +00:00
|
|
|
#include <linux/i2c.h>
|
2012-02-27 23:43:09 +00:00
|
|
|
#include <linux/i2c-algo-bit.h>
|
2010-08-24 20:18:41 +00:00
|
|
|
#include <drm/intel-gtt.h>
|
2011-08-12 10:11:33 +00:00
|
|
|
#include <linux/backlight.h>
|
2012-04-05 21:47:36 +00:00
|
|
|
#include <linux/intel-iommu.h>
|
2012-04-27 13:17:39 +00:00
|
|
|
#include <linux/kref.h>
|
drm/i915: irq-drive the dp aux communication
At least on the platforms that have a dp aux irq and also have it
enabled - vlvhsw should have one, too. But I don't have a machine to
test this on. Judging from docs there's no dp aux interrupt for gm45.
Also, I only have an ivb cpu edp machine, so the dp aux A code for
snb/ilk is untested.
For dpcd probing when nothing is connected it slashes about 5ms of cpu
time (cpu time is now negligible), which agrees with 3 * 5 400 usec
timeouts.
A previous version of this patch increases the time required to go
through the dp_detect cycle (which includes reading the edid) from
around 33 ms to around 40 ms. Experiments indicated that this is
purely due to the irq latency - the hw doesn't allow us to queue up
dp aux transactions and hence irq latency directly affects throughput.
gmbus is much better, there we have a 8 byte buffer, and we get the
irq once another 4 bytes can be queued up.
But by using the pm_qos interface to request the lowest possible cpu
wake-up latency this slowdown completely disappeared.
Since all our output detection logic is single-threaded with the
mode_config mutex right now anyway, I've decide not ot play fancy and
to just reuse the gmbus wait queue. But this would definitely prep the
way to run dp detection on different ports in parallel
v2: Add a timeout for dp aux transfers when using interrupts - the hw
_does_ prevent this with the hw-based 400 usec timeout, but if the
irq somehow doesn't arrive we're screwed. Lesson learned while
developing this ;-)
v3: While at it also convert the busy-loop to wait_for_atomic, so that
we don't run the risk of an infinite loop any more.
v4: Ensure we have the smallest possible irq latency by using the
pm_qos interface.
v5: Add a comment to the code to explain why we frob pm_qos. Suggested
by Chris Wilson.
v6: Disable dp irq for vlv, that's easier than trying to get at docs
and hw.
v7: Squash in a fix for Haswell that Paulo Zanoni tracked down - the
dp aux registers aren't at a fixed offset any more, but can be on the
PCH while the DP port is on the cpu die.
Reviewed-by: Imre Deak <imre.deak@intel.com> (v6)
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-12-01 12:53:48 +00:00
|
|
|
#include <linux/pm_qos.h>
|
2008-07-29 18:54:06 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* General customization:
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define DRIVER_AUTHOR "Tungsten Graphics, Inc."
|
|
|
|
|
|
|
|
#define DRIVER_NAME "i915"
|
|
|
|
#define DRIVER_DESC "Intel Graphics"
|
2008-07-30 19:06:12 +00:00
|
|
|
#define DRIVER_DATE "20080730"
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-08-25 22:11:06 +00:00
|
|
|
enum pipe {
|
|
|
|
PIPE_A = 0,
|
|
|
|
PIPE_B,
|
2011-02-07 20:26:52 +00:00
|
|
|
PIPE_C,
|
|
|
|
I915_MAX_PIPES
|
2008-08-25 22:11:06 +00:00
|
|
|
};
|
2011-02-07 20:26:52 +00:00
|
|
|
#define pipe_name(p) ((p) + 'A')
|
2008-08-25 22:11:06 +00:00
|
|
|
|
drm/i915: add TRANSCODER_EDP
Before Haswell we used to have the CPU pipes and the PCH transcoders.
We had the same amount of pipes and transcoders, and there was a 1:1
mapping between them. After Haswell what we used to call CPU pipe was
split into CPU pipe and CPU transcoder. So now we have 3 CPU pipes (A,
B and C), 4 CPU transcoders (A, B, C and EDP) and 1 PCH transcoder
(only used for VGA).
For all the outputs except for EDP we have an 1:1 mapping on the CPU
pipes and CPU transcoders, so if you're using CPU pipe A you have to
use CPU transcoder A. When have an eDP output you have to use
transcoder EDP and you can attach this CPU transcoder to any of the 3
CPU pipes. When using VGA you need to select a pair of matching CPU
pipes/transcoders (A/A, B/B, C/C) and you also need to enable/use the
PCH transcoder.
For now we're just creating the cpu_transcoder definitions and setting
cpu_transcoder to TRANSCODER_EDP on DDI eDP code, but none of the
registers was ported to use transcoder instead of pipe. The goal is to
keep the code backwards-compatible since on all cases except when
using eDP we must have pipe == cpu_transcoder.
V2: Comment the haswell_crtc_off chunk, suggested by Damien Lespiau
and Daniel Vetter.
We currently need the haswell_crtc_off chunk because TRANSCODER_EDP
can be used by any CRTC, so when you stop using it you have to stop
saying you're using it, otherwise you may have at some point 2 CRTCs
claiming they're using TRANSCODER_EDP (a disabled CRTC and an enabled
one), then the HW state readout code will get completely confused.
In other words:
Imagine the following case:
xrandr --output eDP1 --auto --crtc 0
xrandr --output eDP1 --off
xrandr --output eDP1 --auto --crtc 2
After the last command you could get a "pipe A assertion failure
(expected off, current on)" because CRTC 0 still claims it's using
TRANSCODER_EDP, so the HW state readout function will read it
(through PIPECONF) and expect it to be off, when it's actually on
because it's being used by CRTC 2.
So when we make "intel_crtc->cpu_transcoder = intel_crtc->pipe" we
make sure we're pointing to our own original CRTC which is certainly
not used by any other CRTC.
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Reviewed-by: Damien Lespiau <damien.lespiau@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-10-24 17:59:34 +00:00
|
|
|
enum transcoder {
|
|
|
|
TRANSCODER_A = 0,
|
|
|
|
TRANSCODER_B,
|
|
|
|
TRANSCODER_C,
|
|
|
|
TRANSCODER_EDP = 0xF,
|
|
|
|
};
|
|
|
|
#define transcoder_name(t) ((t) + 'A')
|
|
|
|
|
2009-09-10 22:28:06 +00:00
|
|
|
enum plane {
|
|
|
|
PLANE_A = 0,
|
|
|
|
PLANE_B,
|
2011-02-07 20:26:52 +00:00
|
|
|
PLANE_C,
|
2009-09-10 22:28:06 +00:00
|
|
|
};
|
2011-02-07 20:26:52 +00:00
|
|
|
#define plane_name(p) ((p) + 'A')
|
2008-11-18 17:30:25 +00:00
|
|
|
|
2013-04-17 14:48:51 +00:00
|
|
|
#define sprite_name(p, s) ((p) * dev_priv->num_plane + (s) + 'A')
|
|
|
|
|
2012-03-29 15:32:22 +00:00
|
|
|
enum port {
|
|
|
|
PORT_A = 0,
|
|
|
|
PORT_B,
|
|
|
|
PORT_C,
|
|
|
|
PORT_D,
|
|
|
|
PORT_E,
|
|
|
|
I915_MAX_PORTS
|
|
|
|
};
|
|
|
|
#define port_name(p) ((p) + 'A')
|
|
|
|
|
2013-05-03 15:15:36 +00:00
|
|
|
enum intel_display_power_domain {
|
|
|
|
POWER_DOMAIN_PIPE_A,
|
|
|
|
POWER_DOMAIN_PIPE_B,
|
|
|
|
POWER_DOMAIN_PIPE_C,
|
|
|
|
POWER_DOMAIN_PIPE_A_PANEL_FITTER,
|
|
|
|
POWER_DOMAIN_PIPE_B_PANEL_FITTER,
|
|
|
|
POWER_DOMAIN_PIPE_C_PANEL_FITTER,
|
|
|
|
POWER_DOMAIN_TRANSCODER_A,
|
|
|
|
POWER_DOMAIN_TRANSCODER_B,
|
|
|
|
POWER_DOMAIN_TRANSCODER_C,
|
2013-10-16 14:25:48 +00:00
|
|
|
POWER_DOMAIN_TRANSCODER_EDP,
|
2013-09-16 14:38:30 +00:00
|
|
|
POWER_DOMAIN_VGA,
|
2013-10-25 14:36:48 +00:00
|
|
|
POWER_DOMAIN_INIT,
|
2013-10-16 14:25:49 +00:00
|
|
|
|
|
|
|
POWER_DOMAIN_NUM,
|
2013-05-03 15:15:36 +00:00
|
|
|
};
|
|
|
|
|
2013-10-16 14:25:49 +00:00
|
|
|
#define POWER_DOMAIN_MASK (BIT(POWER_DOMAIN_NUM) - 1)
|
|
|
|
|
2013-05-03 15:15:36 +00:00
|
|
|
#define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A)
|
|
|
|
#define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \
|
|
|
|
((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER)
|
2013-10-16 14:25:48 +00:00
|
|
|
#define POWER_DOMAIN_TRANSCODER(tran) \
|
|
|
|
((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \
|
|
|
|
(tran) + POWER_DOMAIN_TRANSCODER_A)
|
2013-05-03 15:15:36 +00:00
|
|
|
|
2013-10-16 14:25:49 +00:00
|
|
|
#define HSW_ALWAYS_ON_POWER_DOMAINS ( \
|
|
|
|
BIT(POWER_DOMAIN_PIPE_A) | \
|
|
|
|
BIT(POWER_DOMAIN_TRANSCODER_EDP))
|
|
|
|
|
2013-02-25 17:06:49 +00:00
|
|
|
enum hpd_pin {
|
|
|
|
HPD_NONE = 0,
|
|
|
|
HPD_PORT_A = HPD_NONE, /* PORT_A is internal */
|
|
|
|
HPD_TV = HPD_NONE, /* TV is known to be unreliable */
|
|
|
|
HPD_CRT,
|
|
|
|
HPD_SDVO_B,
|
|
|
|
HPD_SDVO_C,
|
|
|
|
HPD_PORT_B,
|
|
|
|
HPD_PORT_C,
|
|
|
|
HPD_PORT_D,
|
|
|
|
HPD_NUM_PINS
|
|
|
|
};
|
|
|
|
|
2012-12-03 11:49:06 +00:00
|
|
|
#define I915_GEM_GPU_DOMAINS \
|
|
|
|
(I915_GEM_DOMAIN_RENDER | \
|
|
|
|
I915_GEM_DOMAIN_SAMPLER | \
|
|
|
|
I915_GEM_DOMAIN_COMMAND | \
|
|
|
|
I915_GEM_DOMAIN_INSTRUCTION | \
|
|
|
|
I915_GEM_DOMAIN_VERTEX)
|
2010-05-21 20:26:39 +00:00
|
|
|
|
2013-03-13 21:05:41 +00:00
|
|
|
#define for_each_pipe(p) for ((p) = 0; (p) < INTEL_INFO(dev)->num_pipes; (p)++)
|
2011-02-07 20:26:52 +00:00
|
|
|
|
2012-07-05 07:50:24 +00:00
|
|
|
#define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \
|
|
|
|
list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \
|
|
|
|
if ((intel_encoder)->base.crtc == (__crtc))
|
|
|
|
|
2013-06-05 11:34:14 +00:00
|
|
|
struct drm_i915_private;
|
|
|
|
|
2013-06-05 11:34:12 +00:00
|
|
|
enum intel_dpll_id {
|
|
|
|
DPLL_ID_PRIVATE = -1, /* non-shared dpll in use */
|
|
|
|
/* real shared dpll ids must be >= 0 */
|
|
|
|
DPLL_ID_PCH_PLL_A,
|
|
|
|
DPLL_ID_PCH_PLL_B,
|
|
|
|
};
|
|
|
|
#define I915_NUM_PLLS 2
|
|
|
|
|
2013-06-05 11:34:16 +00:00
|
|
|
struct intel_dpll_hw_state {
|
2013-06-05 11:34:20 +00:00
|
|
|
uint32_t dpll;
|
2013-06-05 11:34:28 +00:00
|
|
|
uint32_t dpll_md;
|
2013-06-05 11:34:20 +00:00
|
|
|
uint32_t fp0;
|
|
|
|
uint32_t fp1;
|
2013-06-05 11:34:16 +00:00
|
|
|
};
|
|
|
|
|
2013-06-05 11:34:06 +00:00
|
|
|
struct intel_shared_dpll {
|
2012-04-20 16:11:53 +00:00
|
|
|
int refcount; /* count of number of CRTCs sharing this PLL */
|
|
|
|
int active; /* count of number of active CRTCs (i.e. DPMS on) */
|
|
|
|
bool on; /* is the PLL actually active? Disabled during modeset */
|
2013-06-05 11:34:12 +00:00
|
|
|
const char *name;
|
|
|
|
/* should match the index in the dev_priv->shared_dplls array */
|
|
|
|
enum intel_dpll_id id;
|
2013-06-05 11:34:16 +00:00
|
|
|
struct intel_dpll_hw_state hw_state;
|
2013-06-05 11:34:23 +00:00
|
|
|
void (*mode_set)(struct drm_i915_private *dev_priv,
|
|
|
|
struct intel_shared_dpll *pll);
|
2013-06-05 11:34:14 +00:00
|
|
|
void (*enable)(struct drm_i915_private *dev_priv,
|
|
|
|
struct intel_shared_dpll *pll);
|
|
|
|
void (*disable)(struct drm_i915_private *dev_priv,
|
|
|
|
struct intel_shared_dpll *pll);
|
2013-06-05 11:34:16 +00:00
|
|
|
bool (*get_hw_state)(struct drm_i915_private *dev_priv,
|
|
|
|
struct intel_shared_dpll *pll,
|
|
|
|
struct intel_dpll_hw_state *hw_state);
|
2012-04-20 16:11:53 +00:00
|
|
|
};
|
|
|
|
|
2012-11-29 14:59:36 +00:00
|
|
|
/* Used by dp and fdi links */
|
|
|
|
struct intel_link_m_n {
|
|
|
|
uint32_t tu;
|
|
|
|
uint32_t gmch_m;
|
|
|
|
uint32_t gmch_n;
|
|
|
|
uint32_t link_m;
|
|
|
|
uint32_t link_n;
|
|
|
|
};
|
|
|
|
|
|
|
|
void intel_link_compute_m_n(int bpp, int nlanes,
|
|
|
|
int pixel_clock, int link_clock,
|
|
|
|
struct intel_link_m_n *m_n);
|
|
|
|
|
2012-10-05 15:05:58 +00:00
|
|
|
struct intel_ddi_plls {
|
|
|
|
int spll_refcount;
|
|
|
|
int wrpll1_refcount;
|
|
|
|
int wrpll2_refcount;
|
|
|
|
};
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* Interface history:
|
|
|
|
*
|
|
|
|
* 1.1: Original.
|
2006-01-02 09:14:23 +00:00
|
|
|
* 1.2: Add Power Management
|
|
|
|
* 1.3: Add vblank support
|
2006-01-25 04:31:43 +00:00
|
|
|
* 1.4: Fix cmdbuffer path, add heap destroy
|
2006-06-24 07:07:34 +00:00
|
|
|
* 1.5: Add vblank pipe configuration
|
2006-10-24 15:05:09 +00:00
|
|
|
* 1.6: - New ioctl for scheduling buffer swaps on vertical blank
|
|
|
|
* - Support vertical blank on secondary display pipe
|
2005-04-16 22:20:36 +00:00
|
|
|
*/
|
|
|
|
#define DRIVER_MAJOR 1
|
2006-10-24 15:05:09 +00:00
|
|
|
#define DRIVER_MINOR 6
|
2005-04-16 22:20:36 +00:00
|
|
|
#define DRIVER_PATCHLEVEL 0
|
|
|
|
|
2010-09-29 15:10:57 +00:00
|
|
|
#define WATCH_LISTS 0
|
2012-07-26 10:49:32 +00:00
|
|
|
#define WATCH_GTT 0
|
2008-07-30 19:06:12 +00:00
|
|
|
|
2008-12-30 10:31:46 +00:00
|
|
|
#define I915_GEM_PHYS_CURSOR_0 1
|
|
|
|
#define I915_GEM_PHYS_CURSOR_1 2
|
|
|
|
#define I915_GEM_PHYS_OVERLAY_REGS 3
|
|
|
|
#define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)
|
|
|
|
|
|
|
|
struct drm_i915_gem_phys_object {
|
|
|
|
int id;
|
|
|
|
struct page **page_list;
|
|
|
|
drm_dma_handle_t *handle;
|
2010-11-08 19:18:58 +00:00
|
|
|
struct drm_i915_gem_object *cur_obj;
|
2008-12-30 10:31:46 +00:00
|
|
|
};
|
|
|
|
|
2008-09-30 19:14:26 +00:00
|
|
|
struct opregion_header;
|
|
|
|
struct opregion_acpi;
|
|
|
|
struct opregion_swsci;
|
|
|
|
struct opregion_asle;
|
|
|
|
|
2008-08-05 18:37:25 +00:00
|
|
|
struct intel_opregion {
|
2012-04-16 21:07:42 +00:00
|
|
|
struct opregion_header __iomem *header;
|
|
|
|
struct opregion_acpi __iomem *acpi;
|
|
|
|
struct opregion_swsci __iomem *swsci;
|
2013-09-02 07:38:59 +00:00
|
|
|
u32 swsci_gbda_sub_functions;
|
|
|
|
u32 swsci_sbcb_sub_functions;
|
2012-04-16 21:07:42 +00:00
|
|
|
struct opregion_asle __iomem *asle;
|
|
|
|
void __iomem *vbt;
|
2011-01-16 19:37:30 +00:00
|
|
|
u32 __iomem *lid_state;
|
2008-08-05 18:37:25 +00:00
|
|
|
};
|
2010-08-19 15:09:23 +00:00
|
|
|
#define OPREGION_SIZE (8*1024)
|
2008-08-05 18:37:25 +00:00
|
|
|
|
2010-08-04 19:26:07 +00:00
|
|
|
struct intel_overlay;
|
|
|
|
struct intel_overlay_error_state;
|
|
|
|
|
2008-11-28 04:22:24 +00:00
|
|
|
struct drm_i915_master_private {
|
|
|
|
drm_local_map_t *sarea;
|
|
|
|
struct _drm_i915_sarea *sarea_priv;
|
|
|
|
};
|
2008-11-12 18:03:55 +00:00
|
|
|
#define I915_FENCE_REG_NONE -1
|
2013-04-09 10:02:47 +00:00
|
|
|
#define I915_MAX_NUM_FENCES 32
|
|
|
|
/* 32 fences + sign bit for FENCE_REG_NONE */
|
|
|
|
#define I915_MAX_NUM_FENCE_BITS 6
|
2008-11-12 18:03:55 +00:00
|
|
|
|
|
|
|
struct drm_i915_fence_reg {
|
2010-04-28 09:02:31 +00:00
|
|
|
struct list_head lru_list;
|
2010-11-12 13:53:37 +00:00
|
|
|
struct drm_i915_gem_object *obj;
|
2011-12-14 12:57:08 +00:00
|
|
|
int pin_count;
|
2008-11-12 18:03:55 +00:00
|
|
|
};
|
2008-11-28 04:22:24 +00:00
|
|
|
|
2009-05-31 09:17:17 +00:00
|
|
|
struct sdvo_device_mapping {
|
2010-09-24 11:52:03 +00:00
|
|
|
u8 initialized;
|
2009-05-31 09:17:17 +00:00
|
|
|
u8 dvo_port;
|
|
|
|
u8 slave_addr;
|
|
|
|
u8 dvo_wiring;
|
2010-09-24 11:52:03 +00:00
|
|
|
u8 i2c_pin;
|
2010-04-23 20:07:40 +00:00
|
|
|
u8 ddc_pin;
|
2009-05-31 09:17:17 +00:00
|
|
|
};
|
|
|
|
|
2010-11-21 13:12:35 +00:00
|
|
|
struct intel_display_error_state;
|
|
|
|
|
2009-06-18 23:56:52 +00:00
|
|
|
struct drm_i915_error_state {
|
2012-04-27 13:17:39 +00:00
|
|
|
struct kref ref;
|
2009-06-18 23:56:52 +00:00
|
|
|
u32 eir;
|
|
|
|
u32 pgtbl_er;
|
2012-04-26 23:03:00 +00:00
|
|
|
u32 ier;
|
2012-06-04 21:42:52 +00:00
|
|
|
u32 ccid;
|
2013-01-15 12:05:55 +00:00
|
|
|
u32 derrmr;
|
|
|
|
u32 forcewake;
|
2012-04-26 23:03:01 +00:00
|
|
|
bool waiting[I915_NUM_RINGS];
|
2011-02-07 20:26:52 +00:00
|
|
|
u32 pipestat[I915_MAX_PIPES];
|
2011-12-14 12:57:02 +00:00
|
|
|
u32 tail[I915_NUM_RINGS];
|
|
|
|
u32 head[I915_NUM_RINGS];
|
2013-01-15 12:05:55 +00:00
|
|
|
u32 ctl[I915_NUM_RINGS];
|
2011-12-14 12:57:01 +00:00
|
|
|
u32 ipeir[I915_NUM_RINGS];
|
|
|
|
u32 ipehr[I915_NUM_RINGS];
|
|
|
|
u32 instdone[I915_NUM_RINGS];
|
|
|
|
u32 acthd[I915_NUM_RINGS];
|
2012-02-01 21:26:45 +00:00
|
|
|
u32 semaphore_mboxes[I915_NUM_RINGS][I915_NUM_RINGS - 1];
|
2012-11-27 17:06:54 +00:00
|
|
|
u32 semaphore_seqno[I915_NUM_RINGS][I915_NUM_RINGS - 1];
|
2012-07-05 16:14:01 +00:00
|
|
|
u32 rc_psmi[I915_NUM_RINGS]; /* sleep state */
|
2012-02-01 21:26:45 +00:00
|
|
|
/* our own tracking of ring head and tail */
|
|
|
|
u32 cpu_ring_head[I915_NUM_RINGS];
|
|
|
|
u32 cpu_ring_tail[I915_NUM_RINGS];
|
2010-10-29 18:00:51 +00:00
|
|
|
u32 error; /* gen6+ */
|
2012-08-20 23:15:13 +00:00
|
|
|
u32 err_int; /* gen7 */
|
2013-10-30 09:28:22 +00:00
|
|
|
u32 bbstate[I915_NUM_RINGS];
|
2011-12-14 12:57:02 +00:00
|
|
|
u32 instpm[I915_NUM_RINGS];
|
|
|
|
u32 instps[I915_NUM_RINGS];
|
2012-08-22 18:32:15 +00:00
|
|
|
u32 extra_instdone[I915_NUM_INSTDONE_REG];
|
2011-12-14 12:57:01 +00:00
|
|
|
u32 seqno[I915_NUM_RINGS];
|
2010-02-18 10:24:56 +00:00
|
|
|
u64 bbaddr;
|
2011-12-14 12:57:39 +00:00
|
|
|
u32 fault_reg[I915_NUM_RINGS];
|
|
|
|
u32 done_reg;
|
2011-12-14 12:57:02 +00:00
|
|
|
u32 faddr[I915_NUM_RINGS];
|
2011-10-09 19:52:02 +00:00
|
|
|
u64 fence[I915_MAX_NUM_FENCES];
|
2009-06-18 23:56:52 +00:00
|
|
|
struct timeval time;
|
2012-02-15 11:25:37 +00:00
|
|
|
struct drm_i915_error_ring {
|
|
|
|
struct drm_i915_error_object {
|
|
|
|
int page_count;
|
|
|
|
u32 gtt_offset;
|
|
|
|
u32 *pages[0];
|
2013-03-05 01:00:29 +00:00
|
|
|
} *ringbuffer, *batchbuffer, *ctx;
|
2012-02-15 11:25:37 +00:00
|
|
|
struct drm_i915_error_request {
|
|
|
|
long jiffies;
|
|
|
|
u32 seqno;
|
2012-02-15 11:25:38 +00:00
|
|
|
u32 tail;
|
2012-02-15 11:25:37 +00:00
|
|
|
} *requests;
|
|
|
|
int num_requests;
|
|
|
|
} ring[I915_NUM_RINGS];
|
2010-02-18 10:24:56 +00:00
|
|
|
struct drm_i915_error_buffer {
|
2011-01-09 21:07:49 +00:00
|
|
|
u32 size;
|
2010-02-18 10:24:56 +00:00
|
|
|
u32 name;
|
2012-07-20 11:41:01 +00:00
|
|
|
u32 rseqno, wseqno;
|
2010-02-18 10:24:56 +00:00
|
|
|
u32 gtt_offset;
|
|
|
|
u32 read_domains;
|
|
|
|
u32 write_domain;
|
2011-10-09 19:52:02 +00:00
|
|
|
s32 fence_reg:I915_MAX_NUM_FENCE_BITS;
|
2010-02-18 10:24:56 +00:00
|
|
|
s32 pinned:2;
|
|
|
|
u32 tiling:2;
|
|
|
|
u32 dirty:1;
|
|
|
|
u32 purgeable:1;
|
2012-02-16 10:03:29 +00:00
|
|
|
s32 ring:4;
|
2013-09-25 09:23:19 +00:00
|
|
|
u32 cache_level:3;
|
2013-08-01 00:00:15 +00:00
|
|
|
} **active_bo, **pinned_bo;
|
|
|
|
u32 *active_bo_count, *pinned_bo_count;
|
2010-08-04 19:26:07 +00:00
|
|
|
struct intel_overlay_error_state *overlay;
|
2010-11-21 13:12:35 +00:00
|
|
|
struct intel_display_error_state *display;
|
2013-09-06 13:03:28 +00:00
|
|
|
int hangcheck_score[I915_NUM_RINGS];
|
|
|
|
enum intel_ring_hangcheck_action hangcheck_action[I915_NUM_RINGS];
|
2009-06-18 23:56:52 +00:00
|
|
|
};
|
|
|
|
|
2013-03-26 23:44:50 +00:00
|
|
|
struct intel_crtc_config;
|
2013-03-28 09:42:00 +00:00
|
|
|
struct intel_crtc;
|
2013-06-03 20:40:22 +00:00
|
|
|
struct intel_limit;
|
|
|
|
struct dpll;
|
2013-03-26 23:44:50 +00:00
|
|
|
|
2009-09-21 17:42:27 +00:00
|
|
|
struct drm_i915_display_funcs {
|
2010-04-23 15:17:39 +00:00
|
|
|
bool (*fbc_enabled)(struct drm_device *dev);
|
2009-09-21 17:42:27 +00:00
|
|
|
void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval);
|
|
|
|
void (*disable_fbc)(struct drm_device *dev);
|
|
|
|
int (*get_display_clock_speed)(struct drm_device *dev);
|
|
|
|
int (*get_fifo_size)(struct drm_device *dev, int plane);
|
2013-06-03 20:40:22 +00:00
|
|
|
/**
|
|
|
|
* find_dpll() - Find the best values for the PLL
|
|
|
|
* @limit: limits for the PLL
|
|
|
|
* @crtc: current CRTC
|
|
|
|
* @target: target frequency in kHz
|
|
|
|
* @refclk: reference clock frequency in kHz
|
|
|
|
* @match_clock: if provided, @best_clock P divider must
|
|
|
|
* match the P divider from @match_clock
|
|
|
|
* used for LVDS downclocking
|
|
|
|
* @best_clock: best PLL values found
|
|
|
|
*
|
|
|
|
* Returns true on success, false on failure.
|
|
|
|
*/
|
|
|
|
bool (*find_dpll)(const struct intel_limit *limit,
|
|
|
|
struct drm_crtc *crtc,
|
|
|
|
int target, int refclk,
|
|
|
|
struct dpll *match_clock,
|
|
|
|
struct dpll *best_clock);
|
2013-09-10 08:40:40 +00:00
|
|
|
void (*update_wm)(struct drm_crtc *crtc);
|
2013-08-06 19:24:11 +00:00
|
|
|
void (*update_sprite_wm)(struct drm_plane *plane,
|
|
|
|
struct drm_crtc *crtc,
|
2013-05-24 14:59:17 +00:00
|
|
|
uint32_t sprite_width, int pixel_size,
|
2013-07-05 08:57:13 +00:00
|
|
|
bool enable, bool scaled);
|
2012-10-26 08:58:18 +00:00
|
|
|
void (*modeset_global_resources)(struct drm_device *dev);
|
2013-03-28 09:42:00 +00:00
|
|
|
/* Returns the active state of the crtc, and if the crtc is active,
|
|
|
|
* fills out the pipe-config with the hw state. */
|
|
|
|
bool (*get_pipe_config)(struct intel_crtc *,
|
|
|
|
struct intel_crtc_config *);
|
2011-03-30 20:01:02 +00:00
|
|
|
int (*crtc_mode_set)(struct drm_crtc *crtc,
|
|
|
|
int x, int y,
|
|
|
|
struct drm_framebuffer *old_fb);
|
2012-06-29 20:39:33 +00:00
|
|
|
void (*crtc_enable)(struct drm_crtc *crtc);
|
|
|
|
void (*crtc_disable)(struct drm_crtc *crtc);
|
2012-04-20 16:11:53 +00:00
|
|
|
void (*off)(struct drm_crtc *crtc);
|
drm/i915: pass ELD to HDMI/DP audio driver
Add ELD support for Intel Eaglelake, IbexPeak/Ironlake,
SandyBridge/CougarPoint and IvyBridge/PantherPoint chips.
ELD (EDID-Like Data) describes to the HDMI/DP audio driver the audio
capabilities of the plugged monitor. It's built and passed to audio
driver in 2 steps:
(1) at get_modes time, parse EDID and save ELD to drm_connector.eld[]
(2) at mode_set time, write drm_connector.eld[] to the Transcoder's hw
ELD buffer and set the ELD_valid bit to inform HDMI/DP audio driver
This patch is tested OK on G45/HDMI, IbexPeak/HDMI and IvyBridge/HDMI+DP.
Test scheme: plug in the HDMI/DP monitor, and run
cat /proc/asound/card0/eld*
to check if the monitor name, HDMI/DP type, etc. show up correctly.
Minor imperfection: the GEN5_AUD_CNTL_ST/DIP_Port_Select field always
reads 0 (reserved). Without knowing the port number, I worked it around
by setting the ELD_valid bit for ALL the three ports. It's tested to not
be a problem, because the audio driver will find invalid ELD data and
hence rightfully abort, even when it sees the ELD_valid indicator.
Thanks to Zhenyu and Pierre-Louis for a lot of valuable help and testing.
CC: Zhao Yakui <yakui.zhao@intel.com>
CC: Wang Zhenyu <zhenyu.z.wang@intel.com>
CC: Jeremy Bush <contractfrombelow@gmail.com>
CC: Christopher White <c.white@pulseforce.com>
CC: Pierre-Louis Bossart <pierre-louis.bossart@intel.com>
CC: Paul Menzel <paulepanter@users.sourceforge.net>
Signed-off-by: Wu Fengguang <fengguang.wu@intel.com>
Signed-off-by: Keith Packard <keithp@keithp.com>
2011-09-05 06:25:34 +00:00
|
|
|
void (*write_eld)(struct drm_connector *connector,
|
2013-10-16 09:34:47 +00:00
|
|
|
struct drm_crtc *crtc,
|
|
|
|
struct drm_display_mode *mode);
|
2011-04-28 21:27:04 +00:00
|
|
|
void (*fdi_link_train)(struct drm_crtc *crtc);
|
2011-04-28 22:04:31 +00:00
|
|
|
void (*init_clock_gating)(struct drm_device *dev);
|
2011-06-16 16:19:13 +00:00
|
|
|
int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc,
|
|
|
|
struct drm_framebuffer *fb,
|
2013-07-23 01:49:58 +00:00
|
|
|
struct drm_i915_gem_object *obj,
|
|
|
|
uint32_t flags);
|
2011-06-24 19:19:23 +00:00
|
|
|
int (*update_plane)(struct drm_crtc *crtc, struct drm_framebuffer *fb,
|
|
|
|
int x, int y);
|
2012-12-11 13:05:07 +00:00
|
|
|
void (*hpd_irq_setup)(struct drm_device *dev);
|
2009-09-21 17:42:27 +00:00
|
|
|
/* clock updates for mode set */
|
|
|
|
/* cursor updates */
|
|
|
|
/* render clock increase/decrease */
|
|
|
|
/* display clock increase/decrease */
|
|
|
|
/* pll clock increase/decrease */
|
|
|
|
};
|
|
|
|
|
2013-07-19 19:36:52 +00:00
|
|
|
struct intel_uncore_funcs {
|
2012-07-02 14:51:02 +00:00
|
|
|
void (*force_wake_get)(struct drm_i915_private *dev_priv);
|
|
|
|
void (*force_wake_put)(struct drm_i915_private *dev_priv);
|
2013-10-05 04:22:51 +00:00
|
|
|
|
|
|
|
uint8_t (*mmio_readb)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
|
|
|
|
uint16_t (*mmio_readw)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
|
|
|
|
uint32_t (*mmio_readl)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
|
|
|
|
uint64_t (*mmio_readq)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
|
|
|
|
|
|
|
|
void (*mmio_writeb)(struct drm_i915_private *dev_priv, off_t offset,
|
|
|
|
uint8_t val, bool trace);
|
|
|
|
void (*mmio_writew)(struct drm_i915_private *dev_priv, off_t offset,
|
|
|
|
uint16_t val, bool trace);
|
|
|
|
void (*mmio_writel)(struct drm_i915_private *dev_priv, off_t offset,
|
|
|
|
uint32_t val, bool trace);
|
|
|
|
void (*mmio_writeq)(struct drm_i915_private *dev_priv, off_t offset,
|
|
|
|
uint64_t val, bool trace);
|
2012-07-02 14:51:02 +00:00
|
|
|
};
|
|
|
|
|
2013-07-19 19:36:52 +00:00
|
|
|
struct intel_uncore {
|
|
|
|
spinlock_t lock; /** lock is also taken in irq contexts. */
|
|
|
|
|
|
|
|
struct intel_uncore_funcs funcs;
|
|
|
|
|
|
|
|
unsigned fifo_count;
|
|
|
|
unsigned forcewake_count;
|
2013-08-26 12:46:09 +00:00
|
|
|
|
|
|
|
struct delayed_work force_wake_work;
|
2013-07-19 19:36:52 +00:00
|
|
|
};
|
|
|
|
|
2013-04-23 15:37:17 +00:00
|
|
|
#define DEV_INFO_FOR_EACH_FLAG(func, sep) \
|
|
|
|
func(is_mobile) sep \
|
|
|
|
func(is_i85x) sep \
|
|
|
|
func(is_i915g) sep \
|
|
|
|
func(is_i945gm) sep \
|
|
|
|
func(is_g33) sep \
|
|
|
|
func(need_gfx_hws) sep \
|
|
|
|
func(is_g4x) sep \
|
|
|
|
func(is_pineview) sep \
|
|
|
|
func(is_broadwater) sep \
|
|
|
|
func(is_crestline) sep \
|
|
|
|
func(is_ivybridge) sep \
|
|
|
|
func(is_valleyview) sep \
|
|
|
|
func(is_haswell) sep \
|
2013-08-23 23:00:07 +00:00
|
|
|
func(is_preliminary) sep \
|
2013-04-23 15:37:17 +00:00
|
|
|
func(has_fbc) sep \
|
|
|
|
func(has_pipe_cxsr) sep \
|
|
|
|
func(has_hotplug) sep \
|
|
|
|
func(cursor_needs_physical) sep \
|
|
|
|
func(has_overlay) sep \
|
|
|
|
func(overlay_needs_physical) sep \
|
|
|
|
func(supports_tv) sep \
|
2013-04-22 17:40:39 +00:00
|
|
|
func(has_llc) sep \
|
2013-04-22 17:40:41 +00:00
|
|
|
func(has_ddi) sep \
|
|
|
|
func(has_fpga_dbg)
|
2012-08-08 20:01:51 +00:00
|
|
|
|
2013-04-22 17:40:38 +00:00
|
|
|
#define DEFINE_FLAG(name) u8 name:1
|
|
|
|
#define SEP_SEMICOLON ;
|
2012-08-08 20:01:51 +00:00
|
|
|
|
2009-12-16 20:16:16 +00:00
|
|
|
struct intel_device_info {
|
2013-01-24 13:29:28 +00:00
|
|
|
u32 display_mmio_offset;
|
2013-03-13 21:05:41 +00:00
|
|
|
u8 num_pipes:3;
|
2010-08-11 08:59:24 +00:00
|
|
|
u8 gen;
|
2013-10-15 17:02:57 +00:00
|
|
|
u8 ring_mask; /* Rings supported by the HW */
|
2013-04-22 17:40:38 +00:00
|
|
|
DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON);
|
2009-12-16 20:16:16 +00:00
|
|
|
};
|
|
|
|
|
2013-04-22 17:40:38 +00:00
|
|
|
#undef DEFINE_FLAG
|
|
|
|
#undef SEP_SEMICOLON
|
|
|
|
|
2013-01-24 22:44:55 +00:00
|
|
|
enum i915_cache_level {
|
|
|
|
I915_CACHE_NONE = 0,
|
2013-08-06 12:17:02 +00:00
|
|
|
I915_CACHE_LLC, /* also used for snoopable memory on non-LLC */
|
|
|
|
I915_CACHE_L3_LLC, /* gen7+, L3 sits between the domain specifc
|
|
|
|
caches, eg sampler/render caches, and the
|
|
|
|
large Last-Level-Cache. LLC is coherent with
|
|
|
|
the CPU, but L3 is only visible to the GPU. */
|
2013-08-08 13:41:10 +00:00
|
|
|
I915_CACHE_WT, /* hsw:gt3e WriteThrough for scanouts */
|
2013-01-24 22:44:55 +00:00
|
|
|
};
|
|
|
|
|
2013-04-22 07:53:49 +00:00
|
|
|
typedef uint32_t gen6_gtt_pte_t;
|
|
|
|
|
2013-07-16 23:50:05 +00:00
|
|
|
struct i915_address_space {
|
2013-07-16 23:50:06 +00:00
|
|
|
struct drm_mm mm;
|
2013-07-16 23:50:05 +00:00
|
|
|
struct drm_device *dev;
|
2013-07-16 23:50:07 +00:00
|
|
|
struct list_head global_link;
|
2013-07-16 23:50:05 +00:00
|
|
|
unsigned long start; /* Start offset always 0 for dri2 */
|
|
|
|
size_t total; /* size addr space maps (ex. 2GB for ggtt) */
|
|
|
|
|
|
|
|
struct {
|
|
|
|
dma_addr_t addr;
|
|
|
|
struct page *page;
|
|
|
|
} scratch;
|
|
|
|
|
2013-07-16 23:50:08 +00:00
|
|
|
/**
|
|
|
|
* List of objects currently involved in rendering.
|
|
|
|
*
|
|
|
|
* Includes buffers having the contents of their GPU caches
|
|
|
|
* flushed, not necessarily primitives. last_rendering_seqno
|
|
|
|
* represents when the rendering involved will be completed.
|
|
|
|
*
|
|
|
|
* A reference is held on the buffer while on this list.
|
|
|
|
*/
|
|
|
|
struct list_head active_list;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* LRU list of objects which are not in the ringbuffer and
|
|
|
|
* are ready to unbind, but are still in the GTT.
|
|
|
|
*
|
|
|
|
* last_rendering_seqno is 0 while an object is in this list.
|
|
|
|
*
|
|
|
|
* A reference is not held on the buffer while on this list,
|
|
|
|
* as merely being GTT-bound shouldn't prevent its being
|
|
|
|
* freed, and we'll pull it off the list in the free path.
|
|
|
|
*/
|
|
|
|
struct list_head inactive_list;
|
|
|
|
|
2013-07-16 23:50:05 +00:00
|
|
|
/* FIXME: Need a more generic return type */
|
|
|
|
gen6_gtt_pte_t (*pte_encode)(dma_addr_t addr,
|
2013-10-16 16:18:21 +00:00
|
|
|
enum i915_cache_level level,
|
|
|
|
bool valid); /* Create a valid PTE */
|
2013-07-16 23:50:05 +00:00
|
|
|
void (*clear_range)(struct i915_address_space *vm,
|
|
|
|
unsigned int first_entry,
|
2013-10-16 16:21:30 +00:00
|
|
|
unsigned int num_entries,
|
|
|
|
bool use_scratch);
|
2013-07-16 23:50:05 +00:00
|
|
|
void (*insert_entries)(struct i915_address_space *vm,
|
|
|
|
struct sg_table *st,
|
|
|
|
unsigned int first_entry,
|
|
|
|
enum i915_cache_level cache_level);
|
|
|
|
void (*cleanup)(struct i915_address_space *vm);
|
|
|
|
};
|
|
|
|
|
2013-01-17 20:45:15 +00:00
|
|
|
/* The Graphics Translation Table is the way in which GEN hardware translates a
|
|
|
|
* Graphics Virtual Address into a Physical Address. In addition to the normal
|
|
|
|
* collateral associated with any va->pa translations GEN hardware also has a
|
|
|
|
* portion of the GTT which can be mapped by the CPU and remain both coherent
|
|
|
|
* and correct (in cases like swizzling). That region is referred to as GMADR in
|
|
|
|
* the spec.
|
|
|
|
*/
|
|
|
|
struct i915_gtt {
|
2013-07-16 23:50:05 +00:00
|
|
|
struct i915_address_space base;
|
2013-01-24 21:49:57 +00:00
|
|
|
size_t stolen_size; /* Total size of stolen memory */
|
2013-01-17 20:45:15 +00:00
|
|
|
|
|
|
|
unsigned long mappable_end; /* End offset that we can CPU map */
|
|
|
|
struct io_mapping *mappable; /* Mapping to our CPU mappable region */
|
|
|
|
phys_addr_t mappable_base; /* PA of our GMADR */
|
|
|
|
|
|
|
|
/** "Graphics Stolen Memory" holds the global PTEs */
|
|
|
|
void __iomem *gsm;
|
2013-01-18 20:30:31 +00:00
|
|
|
|
|
|
|
bool do_idle_maps;
|
2013-01-24 22:44:55 +00:00
|
|
|
|
2013-06-27 23:30:23 +00:00
|
|
|
int mtrr;
|
2013-01-24 22:44:55 +00:00
|
|
|
|
|
|
|
/* global gtt ops */
|
2013-01-24 21:49:57 +00:00
|
|
|
int (*gtt_probe)(struct drm_device *dev, size_t *gtt_total,
|
2013-02-08 19:32:47 +00:00
|
|
|
size_t *stolen, phys_addr_t *mappable_base,
|
|
|
|
unsigned long *mappable_end);
|
2013-01-17 20:45:15 +00:00
|
|
|
};
|
2013-07-16 23:50:05 +00:00
|
|
|
#define gtt_total_entries(gtt) ((gtt).base.total >> PAGE_SHIFT)
|
2013-01-17 20:45:15 +00:00
|
|
|
|
2012-02-09 16:15:46 +00:00
|
|
|
struct i915_hw_ppgtt {
|
2013-07-16 23:50:05 +00:00
|
|
|
struct i915_address_space base;
|
2012-02-09 16:15:46 +00:00
|
|
|
unsigned num_pd_entries;
|
|
|
|
struct page **pt_pages;
|
|
|
|
uint32_t pd_offset;
|
|
|
|
dma_addr_t *pt_dma_addr;
|
2013-01-24 22:44:56 +00:00
|
|
|
|
2013-04-09 01:43:56 +00:00
|
|
|
int (*enable)(struct drm_device *dev);
|
2012-02-09 16:15:46 +00:00
|
|
|
};
|
|
|
|
|
2013-08-01 00:00:08 +00:00
|
|
|
/**
|
|
|
|
* A VMA represents a GEM BO that is bound into an address space. Therefore, a
|
|
|
|
* VMA's presence cannot be guaranteed before binding, or after unbinding the
|
|
|
|
* object into/from the address space.
|
|
|
|
*
|
|
|
|
* To make things as simple as possible (ie. no refcounting), a VMA's lifetime
|
2013-07-17 19:19:03 +00:00
|
|
|
* will always be <= an objects lifetime. So object refcounting should cover us.
|
|
|
|
*/
|
|
|
|
struct i915_vma {
|
|
|
|
struct drm_mm_node node;
|
|
|
|
struct drm_i915_gem_object *obj;
|
|
|
|
struct i915_address_space *vm;
|
|
|
|
|
2013-08-01 00:00:14 +00:00
|
|
|
/** This object's place on the active/inactive lists */
|
|
|
|
struct list_head mm_list;
|
|
|
|
|
2013-07-17 19:19:03 +00:00
|
|
|
struct list_head vma_link; /* Link in the object's VMA list */
|
2013-08-14 09:38:34 +00:00
|
|
|
|
|
|
|
/** This vma's place in the batchbuffer or on the eviction list */
|
|
|
|
struct list_head exec_list;
|
|
|
|
|
drm/i915: Convert execbuf code to use vmas
In order to transition more of our code over to using a VMA instead of
an <OBJ, VM> pair - we must have the vma accessible at execbuf time. Up
until now, we've only had a VMA when actually binding an object.
The previous patch helped handle the distinction on bound vs. unbound.
This patch will help us catch leaks, and other issues before we actually
shuffle a bunch of stuff around.
This attempts to convert all the execbuf code to speak in vmas. Since
the execbuf code is very self contained it was a nice isolated
conversion.
The meat of the code is about turning eb_objects into eb_vma, and then
wiring up the rest of the code to use vmas instead of obj, vm pairs.
Unfortunately, to do this, we must move the exec_list link from the obj
structure. This list is reused in the eviction code, so we must also
modify the eviction code to make this work.
WARNING: This patch makes an already hotly profiled path slower. The cost is
unavoidable. In reply to this mail, I will attach the extra data.
v2: Release table lock early, and two a 2 phase vma lookup to avoid
having to use a GFP_ATOMIC. (Chris)
v3: s/obj_exec_list/obj_exec_link/
Updates to address
commit 6d2b888569d366beb4be72cacfde41adee2c25e1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 7 18:30:54 2013 +0100
drm/i915: List objects allocated from stolen memory in debugfs
v4: Use obj = vma->obj for neatness in some places (Chris)
need_reloc_mappable() should return false if ppgtt (Chris)
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
[danvet: Split out prep patches. Also remove a FIXME comment which is
now taken care of.]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-08-14 09:38:36 +00:00
|
|
|
/**
|
|
|
|
* Used for performing relocations during execbuffer insertion.
|
|
|
|
*/
|
|
|
|
struct hlist_node exec_node;
|
|
|
|
unsigned long exec_handle;
|
|
|
|
struct drm_i915_gem_exec_object2 *exec_entry;
|
|
|
|
|
2012-02-09 16:15:46 +00:00
|
|
|
};
|
|
|
|
|
2013-06-12 09:35:28 +00:00
|
|
|
struct i915_ctx_hang_stats {
|
|
|
|
/* This context had batch pending when hang was declared */
|
|
|
|
unsigned batch_pending;
|
|
|
|
|
|
|
|
/* This context had batch active when hang was declared */
|
|
|
|
unsigned batch_active;
|
2013-08-30 13:19:28 +00:00
|
|
|
|
|
|
|
/* Time when this context was last blamed for a GPU reset */
|
|
|
|
unsigned long guilty_ts;
|
|
|
|
|
|
|
|
/* This context is banned to submit more work */
|
|
|
|
bool banned;
|
2013-06-12 09:35:28 +00:00
|
|
|
};
|
2012-06-04 21:42:43 +00:00
|
|
|
|
|
|
|
/* This must match up with the value previously used for execbuf2.rsvd1. */
|
|
|
|
#define DEFAULT_CONTEXT_ID 0
|
|
|
|
struct i915_hw_context {
|
2013-04-30 10:30:33 +00:00
|
|
|
struct kref ref;
|
2012-06-04 21:42:43 +00:00
|
|
|
int id;
|
2012-06-04 21:42:46 +00:00
|
|
|
bool is_initialized;
|
drm/i915: Do remaps for all contexts
On both Ivybridge and Haswell, row remapping information is saved and
restored with context. This means, we never actually properly supported
the l3 remapping because our sysfs interface is asynchronous (and not
tied to any context), and the known faulty HW would be reused by the
next context to run.
Not that due to the asynchronous nature of the sysfs entry, there is no
point modifying the registers for the existing context. Instead we set a
flag for all contexts to load the correct remapping information on the
next run. Interested clients can use debugfs to determine whether or not
the row has been remapped.
One could propose at this point that we just do the remapping in the
kernel. I guess since we have to maintain the sysfs interface anyway,
I'm not sure how useful it is, and I do like keeping the policy in
userspace; (it wasn't my original decision to make the
interface the way it is, so I'm not attached).
v2: Force a context switch when we have a remap on the next switch.
(Ville)
Don't let userspace use the interface with disabled contexts.
v3: Don't force a context switch, just let it nop
Improper context slice remap initialization, 1<<1 instead of 1<<i, but I
rewrote it to avoid a second round of confusion.
Error print moved to error path (All Ville)
Added a comment on why the slice remap initialization happens.
CC: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-09-19 02:03:18 +00:00
|
|
|
uint8_t remap_slice;
|
2012-06-04 21:42:43 +00:00
|
|
|
struct drm_i915_file_private *file_priv;
|
|
|
|
struct intel_ring_buffer *ring;
|
|
|
|
struct drm_i915_gem_object *obj;
|
2013-06-12 09:35:28 +00:00
|
|
|
struct i915_ctx_hang_stats hang_stats;
|
2013-09-18 04:12:45 +00:00
|
|
|
|
|
|
|
struct list_head link;
|
2012-06-04 21:42:43 +00:00
|
|
|
};
|
|
|
|
|
2013-06-27 23:30:21 +00:00
|
|
|
struct i915_fbc {
|
|
|
|
unsigned long size;
|
|
|
|
unsigned int fb_id;
|
|
|
|
enum plane plane;
|
|
|
|
int y;
|
|
|
|
|
|
|
|
struct drm_mm_node *compressed_fb;
|
|
|
|
struct drm_mm_node *compressed_llb;
|
|
|
|
|
|
|
|
struct intel_fbc_work {
|
|
|
|
struct delayed_work work;
|
|
|
|
struct drm_crtc *crtc;
|
|
|
|
struct drm_framebuffer *fb;
|
|
|
|
int interval;
|
|
|
|
} *fbc_work;
|
|
|
|
|
2013-07-27 16:23:55 +00:00
|
|
|
enum no_fbc_reason {
|
|
|
|
FBC_OK, /* FBC is enabled */
|
|
|
|
FBC_UNSUPPORTED, /* FBC is not supported by this chipset */
|
2013-06-27 23:30:21 +00:00
|
|
|
FBC_NO_OUTPUT, /* no outputs enabled to compress */
|
|
|
|
FBC_STOLEN_TOO_SMALL, /* not enough space for buffers */
|
|
|
|
FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */
|
|
|
|
FBC_MODE_TOO_LARGE, /* mode too large for compression */
|
|
|
|
FBC_BAD_PLANE, /* fbc not supported on plane */
|
|
|
|
FBC_NOT_TILED, /* buffer not tiled */
|
|
|
|
FBC_MULTIPLE_PIPES, /* more than one pipe active */
|
|
|
|
FBC_MODULE_PARAM,
|
|
|
|
FBC_CHIP_DEFAULT, /* disabled by default on this chip */
|
|
|
|
} no_fbc_reason;
|
2010-02-05 20:42:41 +00:00
|
|
|
};
|
|
|
|
|
2013-10-03 19:15:06 +00:00
|
|
|
struct i915_psr {
|
|
|
|
bool sink_support;
|
|
|
|
bool source_ok;
|
2013-07-11 21:45:00 +00:00
|
|
|
};
|
2013-06-27 23:30:21 +00:00
|
|
|
|
2010-04-07 08:15:53 +00:00
|
|
|
enum intel_pch {
|
2012-07-03 21:48:16 +00:00
|
|
|
PCH_NONE = 0, /* No PCH present */
|
2010-04-07 08:15:53 +00:00
|
|
|
PCH_IBX, /* Ibexpeak PCH */
|
|
|
|
PCH_CPT, /* Cougarpoint PCH */
|
2012-03-29 15:32:20 +00:00
|
|
|
PCH_LPT, /* Lynxpoint PCH */
|
2013-04-05 20:12:40 +00:00
|
|
|
PCH_NOP,
|
2010-04-07 08:15:53 +00:00
|
|
|
};
|
|
|
|
|
2012-12-01 14:04:24 +00:00
|
|
|
enum intel_sbi_destination {
|
|
|
|
SBI_ICLK,
|
|
|
|
SBI_MPHY,
|
|
|
|
};
|
|
|
|
|
2010-07-19 20:53:12 +00:00
|
|
|
#define QUIRK_PIPEA_FORCE (1<<0)
|
2011-07-12 21:56:22 +00:00
|
|
|
#define QUIRK_LVDS_SSC_DISABLE (1<<1)
|
2012-03-15 14:56:26 +00:00
|
|
|
#define QUIRK_INVERT_BRIGHTNESS (1<<2)
|
2013-07-19 22:02:01 +00:00
|
|
|
#define QUIRK_NO_PCH_PWM_ENABLE (1<<3)
|
2010-07-19 20:53:12 +00:00
|
|
|
|
2010-03-30 05:34:14 +00:00
|
|
|
struct intel_fbdev;
|
2011-07-08 11:22:42 +00:00
|
|
|
struct intel_fbc_work;
|
2010-03-30 05:34:13 +00:00
|
|
|
|
2012-02-14 21:37:19 +00:00
|
|
|
struct intel_gmbus {
|
|
|
|
struct i2c_adapter adapter;
|
2012-11-10 15:58:21 +00:00
|
|
|
u32 force_bit;
|
2012-02-14 21:37:19 +00:00
|
|
|
u32 reg0;
|
2012-02-14 21:37:22 +00:00
|
|
|
u32 gpio_reg;
|
2012-02-27 23:43:09 +00:00
|
|
|
struct i2c_algo_bit_data bit_algo;
|
2012-02-14 21:37:19 +00:00
|
|
|
struct drm_i915_private *dev_priv;
|
|
|
|
};
|
|
|
|
|
2012-11-02 18:55:02 +00:00
|
|
|
struct i915_suspend_saved_registers {
|
2007-11-22 04:14:14 +00:00
|
|
|
u8 saveLBB;
|
|
|
|
u32 saveDSPACNTR;
|
|
|
|
u32 saveDSPBCNTR;
|
2008-05-07 02:27:53 +00:00
|
|
|
u32 saveDSPARB;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 savePIPEACONF;
|
|
|
|
u32 savePIPEBCONF;
|
|
|
|
u32 savePIPEASRC;
|
|
|
|
u32 savePIPEBSRC;
|
|
|
|
u32 saveFPA0;
|
|
|
|
u32 saveFPA1;
|
|
|
|
u32 saveDPLL_A;
|
|
|
|
u32 saveDPLL_A_MD;
|
|
|
|
u32 saveHTOTAL_A;
|
|
|
|
u32 saveHBLANK_A;
|
|
|
|
u32 saveHSYNC_A;
|
|
|
|
u32 saveVTOTAL_A;
|
|
|
|
u32 saveVBLANK_A;
|
|
|
|
u32 saveVSYNC_A;
|
|
|
|
u32 saveBCLRPAT_A;
|
2009-11-06 02:13:02 +00:00
|
|
|
u32 saveTRANSACONF;
|
2009-10-21 07:27:01 +00:00
|
|
|
u32 saveTRANS_HTOTAL_A;
|
|
|
|
u32 saveTRANS_HBLANK_A;
|
|
|
|
u32 saveTRANS_HSYNC_A;
|
|
|
|
u32 saveTRANS_VTOTAL_A;
|
|
|
|
u32 saveTRANS_VBLANK_A;
|
|
|
|
u32 saveTRANS_VSYNC_A;
|
2008-02-19 23:39:58 +00:00
|
|
|
u32 savePIPEASTAT;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 saveDSPASTRIDE;
|
|
|
|
u32 saveDSPASIZE;
|
|
|
|
u32 saveDSPAPOS;
|
2008-07-29 18:54:06 +00:00
|
|
|
u32 saveDSPAADDR;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 saveDSPASURF;
|
|
|
|
u32 saveDSPATILEOFF;
|
|
|
|
u32 savePFIT_PGM_RATIOS;
|
2009-10-14 19:33:41 +00:00
|
|
|
u32 saveBLC_HIST_CTL;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 saveBLC_PWM_CTL;
|
|
|
|
u32 saveBLC_PWM_CTL2;
|
2009-10-21 07:27:01 +00:00
|
|
|
u32 saveBLC_CPU_PWM_CTL;
|
|
|
|
u32 saveBLC_CPU_PWM_CTL2;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 saveFPB0;
|
|
|
|
u32 saveFPB1;
|
|
|
|
u32 saveDPLL_B;
|
|
|
|
u32 saveDPLL_B_MD;
|
|
|
|
u32 saveHTOTAL_B;
|
|
|
|
u32 saveHBLANK_B;
|
|
|
|
u32 saveHSYNC_B;
|
|
|
|
u32 saveVTOTAL_B;
|
|
|
|
u32 saveVBLANK_B;
|
|
|
|
u32 saveVSYNC_B;
|
|
|
|
u32 saveBCLRPAT_B;
|
2009-11-06 02:13:02 +00:00
|
|
|
u32 saveTRANSBCONF;
|
2009-10-21 07:27:01 +00:00
|
|
|
u32 saveTRANS_HTOTAL_B;
|
|
|
|
u32 saveTRANS_HBLANK_B;
|
|
|
|
u32 saveTRANS_HSYNC_B;
|
|
|
|
u32 saveTRANS_VTOTAL_B;
|
|
|
|
u32 saveTRANS_VBLANK_B;
|
|
|
|
u32 saveTRANS_VSYNC_B;
|
2008-02-19 23:39:58 +00:00
|
|
|
u32 savePIPEBSTAT;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 saveDSPBSTRIDE;
|
|
|
|
u32 saveDSPBSIZE;
|
|
|
|
u32 saveDSPBPOS;
|
2008-07-29 18:54:06 +00:00
|
|
|
u32 saveDSPBADDR;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 saveDSPBSURF;
|
|
|
|
u32 saveDSPBTILEOFF;
|
2008-07-29 18:54:06 +00:00
|
|
|
u32 saveVGA0;
|
|
|
|
u32 saveVGA1;
|
|
|
|
u32 saveVGA_PD;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 saveVGACNTRL;
|
|
|
|
u32 saveADPA;
|
|
|
|
u32 saveLVDS;
|
2008-07-29 18:54:06 +00:00
|
|
|
u32 savePP_ON_DELAYS;
|
|
|
|
u32 savePP_OFF_DELAYS;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 saveDVOA;
|
|
|
|
u32 saveDVOB;
|
|
|
|
u32 saveDVOC;
|
|
|
|
u32 savePP_ON;
|
|
|
|
u32 savePP_OFF;
|
|
|
|
u32 savePP_CONTROL;
|
2008-07-29 18:54:06 +00:00
|
|
|
u32 savePP_DIVISOR;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 savePFIT_CONTROL;
|
|
|
|
u32 save_palette_a[256];
|
|
|
|
u32 save_palette_b[256];
|
2009-10-05 20:47:26 +00:00
|
|
|
u32 saveDPFC_CB_BASE;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 saveFBC_CFB_BASE;
|
|
|
|
u32 saveFBC_LL_BASE;
|
|
|
|
u32 saveFBC_CONTROL;
|
|
|
|
u32 saveFBC_CONTROL2;
|
2008-02-19 23:39:58 +00:00
|
|
|
u32 saveIER;
|
|
|
|
u32 saveIIR;
|
|
|
|
u32 saveIMR;
|
2009-10-21 07:27:01 +00:00
|
|
|
u32 saveDEIER;
|
|
|
|
u32 saveDEIMR;
|
|
|
|
u32 saveGTIER;
|
|
|
|
u32 saveGTIMR;
|
|
|
|
u32 saveFDI_RXA_IMR;
|
|
|
|
u32 saveFDI_RXB_IMR;
|
2008-02-17 03:19:29 +00:00
|
|
|
u32 saveCACHE_MODE_0;
|
|
|
|
u32 saveMI_ARB_STATE;
|
2007-11-22 04:14:14 +00:00
|
|
|
u32 saveSWF0[16];
|
|
|
|
u32 saveSWF1[16];
|
|
|
|
u32 saveSWF2[3];
|
|
|
|
u8 saveMSR;
|
|
|
|
u8 saveSR[8];
|
2008-02-07 19:15:20 +00:00
|
|
|
u8 saveGR[25];
|
2007-11-22 04:14:14 +00:00
|
|
|
u8 saveAR_INDEX;
|
2008-05-07 02:25:46 +00:00
|
|
|
u8 saveAR[21];
|
2007-11-22 04:14:14 +00:00
|
|
|
u8 saveDACMASK;
|
2008-05-07 02:25:46 +00:00
|
|
|
u8 saveCR[37];
|
2011-10-09 19:52:02 +00:00
|
|
|
uint64_t saveFENCE[I915_MAX_NUM_FENCES];
|
2009-06-03 07:26:58 +00:00
|
|
|
u32 saveCURACNTR;
|
|
|
|
u32 saveCURAPOS;
|
|
|
|
u32 saveCURABASE;
|
|
|
|
u32 saveCURBCNTR;
|
|
|
|
u32 saveCURBPOS;
|
|
|
|
u32 saveCURBBASE;
|
|
|
|
u32 saveCURSIZE;
|
2009-04-07 23:16:42 +00:00
|
|
|
u32 saveDP_B;
|
|
|
|
u32 saveDP_C;
|
|
|
|
u32 saveDP_D;
|
|
|
|
u32 savePIPEA_GMCH_DATA_M;
|
|
|
|
u32 savePIPEB_GMCH_DATA_M;
|
|
|
|
u32 savePIPEA_GMCH_DATA_N;
|
|
|
|
u32 savePIPEB_GMCH_DATA_N;
|
|
|
|
u32 savePIPEA_DP_LINK_M;
|
|
|
|
u32 savePIPEB_DP_LINK_M;
|
|
|
|
u32 savePIPEA_DP_LINK_N;
|
|
|
|
u32 savePIPEB_DP_LINK_N;
|
2009-10-21 07:27:01 +00:00
|
|
|
u32 saveFDI_RXA_CTL;
|
|
|
|
u32 saveFDI_TXA_CTL;
|
|
|
|
u32 saveFDI_RXB_CTL;
|
|
|
|
u32 saveFDI_TXB_CTL;
|
|
|
|
u32 savePFA_CTL_1;
|
|
|
|
u32 savePFB_CTL_1;
|
|
|
|
u32 savePFA_WIN_SZ;
|
|
|
|
u32 savePFB_WIN_SZ;
|
|
|
|
u32 savePFA_WIN_POS;
|
|
|
|
u32 savePFB_WIN_POS;
|
2009-11-06 02:13:02 +00:00
|
|
|
u32 savePCH_DREF_CONTROL;
|
|
|
|
u32 saveDISP_ARB_CTL;
|
|
|
|
u32 savePIPEA_DATA_M1;
|
|
|
|
u32 savePIPEA_DATA_N1;
|
|
|
|
u32 savePIPEA_LINK_M1;
|
|
|
|
u32 savePIPEA_LINK_N1;
|
|
|
|
u32 savePIPEB_DATA_M1;
|
|
|
|
u32 savePIPEB_DATA_N1;
|
|
|
|
u32 savePIPEB_LINK_M1;
|
|
|
|
u32 savePIPEB_LINK_N1;
|
2010-02-02 18:30:47 +00:00
|
|
|
u32 saveMCHBAR_RENDER_STANDBY;
|
2011-07-26 20:53:06 +00:00
|
|
|
u32 savePCH_PORT_HOTPLUG;
|
2012-11-02 18:55:02 +00:00
|
|
|
};
|
2012-11-02 18:55:03 +00:00
|
|
|
|
|
|
|
struct intel_gen6_power_mgmt {
|
2013-07-04 21:35:28 +00:00
|
|
|
/* work and pm_iir are protected by dev_priv->irq_lock */
|
2012-11-02 18:55:03 +00:00
|
|
|
struct work_struct work;
|
|
|
|
u32 pm_iir;
|
2013-07-04 21:35:28 +00:00
|
|
|
|
2012-11-02 18:55:03 +00:00
|
|
|
/* The below variables an all the rps hw state are protected by
|
|
|
|
* dev->struct mutext. */
|
|
|
|
u8 cur_delay;
|
|
|
|
u8 min_delay;
|
|
|
|
u8 max_delay;
|
2013-04-23 17:09:26 +00:00
|
|
|
u8 rpe_delay;
|
drm/i915: Tweak RPS thresholds to more aggressively downclock
After applying wait-boost we often find ourselves stuck at higher clocks
than required. The current threshold value requires the GPU to be
continuously and completely idle for 313ms before it is dropped by one
bin. Conversely, we require the GPU to be busy for an average of 90% over
a 84ms period before we upclock. So the current thresholds almost never
downclock the GPU, and respond very slowly to sudden demands for more
power. It is easy to observe that we currently lock into the wrong bin
and both underperform in benchmarks and consume more power than optimal
(just by repeating the task and measuring the different results).
An alternative approach, as discussed in the bspec, is to use a
continuous threshold for upclocking, and an average value for downclocking.
This is good for quickly detecting and reacting to state changes within a
frame, however it fails with the common throttling method of waiting
upon the outstanding frame - at least it is difficult to choose a
threshold that works well at 15,000fps and at 60fps. So continue to use
average busy/idle loads to determine frequency change.
v2: Use 3 power zones to keep frequencies low in steady-state mostly
idle (e.g. scrolling, interactive 2D drawing), and frequencies high
for demanding games. In between those end-states, we use a
fast-reclocking algorithm to converge more quickly on the desired bin.
v3: Bug fixes - make sure we reset adj after switching power zones.
v4: Tune - drop the continuous busy thresholds as it prevents us from
choosing the right frequency for glxgears style swap benchmarks. Instead
the goal is to be able to find the right clocks irrespective of the
wait-boost.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Kenneth Graunke <kenneth@whitecape.org>
Cc: Stéphane Marchesin <stephane.marchesin@gmail.com>
Cc: Owen Taylor <otaylor@redhat.com>
Cc: "Meng, Mengmeng" <mengmeng.meng@intel.com>
Cc: "Zhuang, Lena" <lena.zhuang@intel.com>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-09-25 16:34:57 +00:00
|
|
|
u8 rp1_delay;
|
|
|
|
u8 rp0_delay;
|
2013-04-05 21:29:22 +00:00
|
|
|
u8 hw_max;
|
2012-11-02 18:14:00 +00:00
|
|
|
|
drm/i915: Tweak RPS thresholds to more aggressively downclock
After applying wait-boost we often find ourselves stuck at higher clocks
than required. The current threshold value requires the GPU to be
continuously and completely idle for 313ms before it is dropped by one
bin. Conversely, we require the GPU to be busy for an average of 90% over
a 84ms period before we upclock. So the current thresholds almost never
downclock the GPU, and respond very slowly to sudden demands for more
power. It is easy to observe that we currently lock into the wrong bin
and both underperform in benchmarks and consume more power than optimal
(just by repeating the task and measuring the different results).
An alternative approach, as discussed in the bspec, is to use a
continuous threshold for upclocking, and an average value for downclocking.
This is good for quickly detecting and reacting to state changes within a
frame, however it fails with the common throttling method of waiting
upon the outstanding frame - at least it is difficult to choose a
threshold that works well at 15,000fps and at 60fps. So continue to use
average busy/idle loads to determine frequency change.
v2: Use 3 power zones to keep frequencies low in steady-state mostly
idle (e.g. scrolling, interactive 2D drawing), and frequencies high
for demanding games. In between those end-states, we use a
fast-reclocking algorithm to converge more quickly on the desired bin.
v3: Bug fixes - make sure we reset adj after switching power zones.
v4: Tune - drop the continuous busy thresholds as it prevents us from
choosing the right frequency for glxgears style swap benchmarks. Instead
the goal is to be able to find the right clocks irrespective of the
wait-boost.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Kenneth Graunke <kenneth@whitecape.org>
Cc: Stéphane Marchesin <stephane.marchesin@gmail.com>
Cc: Owen Taylor <otaylor@redhat.com>
Cc: "Meng, Mengmeng" <mengmeng.meng@intel.com>
Cc: "Zhuang, Lena" <lena.zhuang@intel.com>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-09-25 16:34:57 +00:00
|
|
|
int last_adj;
|
|
|
|
enum { LOW_POWER, BETWEEN, HIGH_POWER } power;
|
|
|
|
|
2013-10-10 20:58:50 +00:00
|
|
|
bool enabled;
|
2012-11-02 18:14:00 +00:00
|
|
|
struct delayed_work delayed_resume_work;
|
2012-11-02 18:14:01 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Protects RPS/RC6 register access and PCU communication.
|
|
|
|
* Must be taken after struct_mutex if nested.
|
|
|
|
*/
|
|
|
|
struct mutex hw_lock;
|
2012-11-02 18:55:03 +00:00
|
|
|
};
|
|
|
|
|
2012-11-29 21:18:51 +00:00
|
|
|
/* defined intel_pm.c */
|
|
|
|
extern spinlock_t mchdev_lock;
|
|
|
|
|
2012-11-02 18:55:03 +00:00
|
|
|
struct intel_ilk_power_mgmt {
|
|
|
|
u8 cur_delay;
|
|
|
|
u8 min_delay;
|
|
|
|
u8 max_delay;
|
|
|
|
u8 fmax;
|
|
|
|
u8 fstart;
|
|
|
|
|
|
|
|
u64 last_count1;
|
|
|
|
unsigned long last_time1;
|
|
|
|
unsigned long chipset_power;
|
|
|
|
u64 last_count2;
|
|
|
|
struct timespec last_time2;
|
|
|
|
unsigned long gfx_power;
|
|
|
|
u8 corr;
|
|
|
|
|
|
|
|
int c_m;
|
|
|
|
int r_t;
|
2012-11-02 18:55:04 +00:00
|
|
|
|
|
|
|
struct drm_i915_gem_object *pwrctx;
|
|
|
|
struct drm_i915_gem_object *renderctx;
|
2012-11-02 18:55:03 +00:00
|
|
|
};
|
|
|
|
|
2013-05-30 14:07:11 +00:00
|
|
|
/* Power well structure for haswell */
|
|
|
|
struct i915_power_well {
|
|
|
|
/* power well enable/disable usage count */
|
|
|
|
int count;
|
|
|
|
};
|
|
|
|
|
2013-10-25 14:36:47 +00:00
|
|
|
#define I915_MAX_POWER_WELLS 1
|
|
|
|
|
|
|
|
struct i915_power_domains {
|
2013-10-25 14:36:48 +00:00
|
|
|
/*
|
|
|
|
* Power wells needed for initialization at driver init and suspend
|
|
|
|
* time are on. They are kept on until after the first modeset.
|
|
|
|
*/
|
|
|
|
bool init_power_on;
|
|
|
|
|
2013-10-25 14:36:47 +00:00
|
|
|
struct mutex lock;
|
|
|
|
struct i915_power_well power_wells[I915_MAX_POWER_WELLS];
|
|
|
|
};
|
|
|
|
|
2012-11-02 18:55:05 +00:00
|
|
|
struct i915_dri1_state {
|
|
|
|
unsigned allow_batchbuffer : 1;
|
|
|
|
u32 __iomem *gfx_hws_cpu_addr;
|
|
|
|
|
|
|
|
unsigned int cpp;
|
|
|
|
int back_offset;
|
|
|
|
int front_offset;
|
|
|
|
int current_page;
|
|
|
|
int page_flipping;
|
|
|
|
|
|
|
|
uint32_t counter;
|
|
|
|
};
|
|
|
|
|
2013-07-09 14:51:37 +00:00
|
|
|
struct i915_ums_state {
|
|
|
|
/**
|
|
|
|
* Flag if the X Server, and thus DRM, is not currently in
|
|
|
|
* control of the device.
|
|
|
|
*
|
|
|
|
* This is set between LeaveVT and EnterVT. It needs to be
|
|
|
|
* replaced with a semaphore. It also needs to be
|
|
|
|
* transitioned away from for kernel modesetting.
|
|
|
|
*/
|
|
|
|
int mm_suspended;
|
|
|
|
};
|
|
|
|
|
2013-09-19 18:13:41 +00:00
|
|
|
#define MAX_L3_SLICES 2
|
2012-11-02 18:55:07 +00:00
|
|
|
struct intel_l3_parity {
|
2013-09-19 18:13:41 +00:00
|
|
|
u32 *remap_info[MAX_L3_SLICES];
|
2012-11-02 18:55:07 +00:00
|
|
|
struct work_struct error_work;
|
2013-09-19 18:13:41 +00:00
|
|
|
int which_slice;
|
2012-11-02 18:55:07 +00:00
|
|
|
};
|
|
|
|
|
2012-11-14 16:14:03 +00:00
|
|
|
struct i915_gem_mm {
|
|
|
|
/** Memory allocator for GTT stolen memory */
|
|
|
|
struct drm_mm stolen;
|
|
|
|
/** List of all objects in gtt_space. Used to restore gtt
|
|
|
|
* mappings on resume */
|
|
|
|
struct list_head bound_list;
|
|
|
|
/**
|
|
|
|
* List of objects which are not bound to the GTT (thus
|
|
|
|
* are idle and not used by the GPU) but still have
|
|
|
|
* (presumably uncached) pages still attached.
|
|
|
|
*/
|
|
|
|
struct list_head unbound_list;
|
|
|
|
|
|
|
|
/** Usable portion of the GTT for GEM */
|
|
|
|
unsigned long stolen_base; /* limited to low memory (32-bit) */
|
|
|
|
|
|
|
|
/** PPGTT used for aliasing the PPGTT with the GTT */
|
|
|
|
struct i915_hw_ppgtt *aliasing_ppgtt;
|
|
|
|
|
|
|
|
struct shrinker inactive_shrinker;
|
|
|
|
bool shrinker_no_lock_stealing;
|
|
|
|
|
|
|
|
/** LRU list of objects with fence regs on them. */
|
|
|
|
struct list_head fence_list;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* We leave the user IRQ off as much as possible,
|
|
|
|
* but this means that requests will finish and never
|
|
|
|
* be retired once the system goes idle. Set a timer to
|
|
|
|
* fire periodically while the ring is running. When it
|
|
|
|
* fires, go retire requests.
|
|
|
|
*/
|
|
|
|
struct delayed_work retire_work;
|
|
|
|
|
drm/i915: Boost RPS frequency for CPU stalls
If we encounter a situation where the CPU blocks waiting for results
from the GPU, give the GPU a kick to boost its the frequency.
This should work to reduce user interface stalls and to quickly promote
mesa to high frequencies - but the cost is that our requested frequency
stalls high (as we do not idle for long enough before rc6 to start
reducing frequencies, nor are we aggressive at down clocking an
underused GPU). However, this should be mitigated by rc6 itself powering
off the GPU when idle, and that energy use is dependent upon the workload
of the GPU in addition to its frequency (e.g. the math or sampler
functions only consume power when used). Still, this is likely to
adversely affect light workloads.
In particular, this nearly eliminates the highly noticeable wake-up lag
in animations from idle. For example, expose or workspace transitions.
(However, given the situation where we fail to downclock, our requested
frequency is almost always the maximum, except for Baytrail where we
manually downclock upon idling. This often masks the latency of
upclocking after being idle, so animations are typically smooth - at the
cost of increased power consumption.)
Stéphane raised the concern that this will punish good applications and
reward bad applications - but due to the nature of how mesa performs its
client throttling, I believe all mesa applications will be roughly
equally affected. To address this concern, and to prevent applications
like compositors from permanently boosting the RPS state, we ratelimit the
frequency of the wait-boosts each client recieves.
Unfortunately, this techinique is ineffective with Ironlake - which also
has dynamic render power states and suffers just as dramatically. For
Ironlake, the thermal/power headroom is shared with the CPU through
Intelligent Power Sharing and the intel-ips module. This leaves us with
no GPU boost frequencies available when coming out of idle, and due to
hardware limitations we cannot change the arbitration between the CPU and
GPU quickly enough to be effective.
v2: Limit each client to receiving a single boost for each active period.
Tested by QA to only marginally increase power, and to demonstrably
increase throughput in games. No latency measurements yet.
v3: Cater for front-buffer rendering with manual throttling.
v4: Tidy up.
v5: Sadly the compositor needs frequent boosts as it may never idle, but
due to its picking mechanism (using ReadPixels) may require frequent
waits. Those waits, along with the waits for the vrefresh swap, conspire
to keep the GPU at low frequencies despite the interactive latency. To
overcome this we ditch the one-boost-per-active-period and just ratelimit
the number of wait-boosts each client can receive.
Reported-and-tested-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=68716
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Kenneth Graunke <kenneth@whitecape.org>
Cc: Stéphane Marchesin <stephane.marchesin@gmail.com>
Cc: Owen Taylor <otaylor@redhat.com>
Cc: "Meng, Mengmeng" <mengmeng.meng@intel.com>
Cc: "Zhuang, Lena" <lena.zhuang@intel.com>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
[danvet: No extern for function prototypes in headers.]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-09-25 16:34:56 +00:00
|
|
|
/**
|
|
|
|
* When we detect an idle GPU, we want to turn on
|
|
|
|
* powersaving features. So once we see that there
|
|
|
|
* are no more requests outstanding and no more
|
|
|
|
* arrive within a small period of time, we fire
|
|
|
|
* off the idle_work.
|
|
|
|
*/
|
|
|
|
struct delayed_work idle_work;
|
|
|
|
|
2012-11-14 16:14:03 +00:00
|
|
|
/**
|
|
|
|
* Are we in a non-interruptible section of code like
|
|
|
|
* modesetting?
|
|
|
|
*/
|
|
|
|
bool interruptible;
|
|
|
|
|
|
|
|
/** Bit 6 swizzling required for X tiling */
|
|
|
|
uint32_t bit_6_swizzle_x;
|
|
|
|
/** Bit 6 swizzling required for Y tiling */
|
|
|
|
uint32_t bit_6_swizzle_y;
|
|
|
|
|
|
|
|
/* storage for physical objects */
|
|
|
|
struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
|
|
|
|
|
|
|
|
/* accounting, useful for userland debugging */
|
2013-07-24 20:40:23 +00:00
|
|
|
spinlock_t object_stat_lock;
|
2012-11-14 16:14:03 +00:00
|
|
|
size_t object_memory;
|
|
|
|
u32 object_count;
|
|
|
|
};
|
|
|
|
|
2013-05-23 10:55:35 +00:00
|
|
|
struct drm_i915_error_state_buf {
|
|
|
|
unsigned bytes;
|
|
|
|
unsigned size;
|
|
|
|
int err;
|
|
|
|
u8 *buf;
|
|
|
|
loff_t start;
|
|
|
|
loff_t pos;
|
|
|
|
};
|
|
|
|
|
2013-06-06 12:18:39 +00:00
|
|
|
struct i915_error_state_file_priv {
|
|
|
|
struct drm_device *dev;
|
|
|
|
struct drm_i915_error_state *error;
|
|
|
|
};
|
|
|
|
|
2012-11-14 16:14:04 +00:00
|
|
|
struct i915_gpu_error {
|
|
|
|
/* For hangcheck timer */
|
|
|
|
#define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */
|
|
|
|
#define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD)
|
2013-08-30 13:19:28 +00:00
|
|
|
/* Hang gpu twice in this window and your context gets banned */
|
|
|
|
#define DRM_I915_CTX_BAN_PERIOD DIV_ROUND_UP(8*DRM_I915_HANGCHECK_PERIOD, 1000)
|
|
|
|
|
2012-11-14 16:14:04 +00:00
|
|
|
struct timer_list hangcheck_timer;
|
|
|
|
|
|
|
|
/* For reset and error_state handling. */
|
|
|
|
spinlock_t lock;
|
|
|
|
/* Protected by the above dev->gpu_error.lock. */
|
|
|
|
struct drm_i915_error_state *first_error;
|
|
|
|
struct work_struct work;
|
|
|
|
|
2013-09-25 16:34:55 +00:00
|
|
|
|
|
|
|
unsigned long missed_irq_rings;
|
|
|
|
|
2012-11-15 16:17:22 +00:00
|
|
|
/**
|
drm/i915: create a race-free reset detection
With the previous patch the state transition handling of the reset
code itself is now (hopefully) race free and solid. But that still
leaves out everyone else - with the various lock-free wait paths
we have there's the possibility that the reset happens between the
point where we read the seqno we should wait on and the actual wait.
And if __wait_seqno then never sees the RESET_IN_PROGRESS state, we'll
happily wait for a seqno which will in all likelyhood never signal.
In practice this is not a big problem since the X server gets
constantly interrupted, and can then submit more work (hopefully) to
unblock everyone else: As soon as a new seqno write lands, all waiters
will unblock. But running the i-g-t reset testcase ZZ_hangman can
expose this race, especially on slower hw with fewer cpu cores.
Now looking forward to ARB_robustness and friends that's not the best
possible behaviour, hence this patch adds a reset_counter to be able
to detect any reset, even if a given thread never observed the
in-progress state.
The important part is to correctly order things:
- The write side needs to increment the counter after any seqno gets
reset. Hence we need to do that at the end of the reset work, and
again wake everyone up. We also need to place a barrier in between
any possible seqno changes and the counter increment, since any
unlock operations only guarantee that nothing leaks out, but not
that at later load operation gets moved ahead.
- On the read side we need to ensure that no reset can sneak in and
invalidate the seqno. In all cases we can use the one-sided barrier
that unlock operations guarantee (of the lock protecting the
respective seqno/ring pair) to ensure correct ordering. Hence it is
sufficient to place the atomic read before the mutex/spin_unlock and
no additional barriers are required.
The end-result of all this is that we need to wake up everyone twice
in a reset operation:
- First, before the reset starts, to get any lockholders of the locks,
so that the reset can proceed.
- Second, after the reset is completed, to allow waiters to properly
and reliably detect the reset condition and bail out.
I admit that this entire reset_counter thing smells a bit like
overkill, but I think it's justified since it makes it really explicit
what the bail-out condition is. And we need a reset counter anyway to
implement ARB_robustness, and imo with finer-grained locking on the
horizont this is the most resilient scheme I could think of.
v2: Drop spurious change in the wait_for_error EXIT_COND - we only
need to wait until we leave the reset-in-progress wedged state.
v3: Don't play tricks with barriers in the throttle ioctl, the
spin_unlock is barrier enough.
I've also considered using a little helper to grab the current
reset_counter, but then decided that hiding the atomic_read isn't a
great idea, since having it explicitly show up in the code is a nice
remainder to reviews to check the memory barriers.
v4: Add a comment to explain why we need to fall through in
__wait_seqno in the end variable assignments.
v5: Review from Damien:
- s/smb/smp/ in a comment
- don't increment the reset counter after we've set it to WEDGED. Now
we (again) properly wedge the gpu when the reset fails.
Reviewed-by: Damien Lespiau <damien.lespiau@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-12-06 08:01:42 +00:00
|
|
|
* State variable and reset counter controlling the reset flow
|
2012-11-15 16:17:22 +00:00
|
|
|
*
|
drm/i915: create a race-free reset detection
With the previous patch the state transition handling of the reset
code itself is now (hopefully) race free and solid. But that still
leaves out everyone else - with the various lock-free wait paths
we have there's the possibility that the reset happens between the
point where we read the seqno we should wait on and the actual wait.
And if __wait_seqno then never sees the RESET_IN_PROGRESS state, we'll
happily wait for a seqno which will in all likelyhood never signal.
In practice this is not a big problem since the X server gets
constantly interrupted, and can then submit more work (hopefully) to
unblock everyone else: As soon as a new seqno write lands, all waiters
will unblock. But running the i-g-t reset testcase ZZ_hangman can
expose this race, especially on slower hw with fewer cpu cores.
Now looking forward to ARB_robustness and friends that's not the best
possible behaviour, hence this patch adds a reset_counter to be able
to detect any reset, even if a given thread never observed the
in-progress state.
The important part is to correctly order things:
- The write side needs to increment the counter after any seqno gets
reset. Hence we need to do that at the end of the reset work, and
again wake everyone up. We also need to place a barrier in between
any possible seqno changes and the counter increment, since any
unlock operations only guarantee that nothing leaks out, but not
that at later load operation gets moved ahead.
- On the read side we need to ensure that no reset can sneak in and
invalidate the seqno. In all cases we can use the one-sided barrier
that unlock operations guarantee (of the lock protecting the
respective seqno/ring pair) to ensure correct ordering. Hence it is
sufficient to place the atomic read before the mutex/spin_unlock and
no additional barriers are required.
The end-result of all this is that we need to wake up everyone twice
in a reset operation:
- First, before the reset starts, to get any lockholders of the locks,
so that the reset can proceed.
- Second, after the reset is completed, to allow waiters to properly
and reliably detect the reset condition and bail out.
I admit that this entire reset_counter thing smells a bit like
overkill, but I think it's justified since it makes it really explicit
what the bail-out condition is. And we need a reset counter anyway to
implement ARB_robustness, and imo with finer-grained locking on the
horizont this is the most resilient scheme I could think of.
v2: Drop spurious change in the wait_for_error EXIT_COND - we only
need to wait until we leave the reset-in-progress wedged state.
v3: Don't play tricks with barriers in the throttle ioctl, the
spin_unlock is barrier enough.
I've also considered using a little helper to grab the current
reset_counter, but then decided that hiding the atomic_read isn't a
great idea, since having it explicitly show up in the code is a nice
remainder to reviews to check the memory barriers.
v4: Add a comment to explain why we need to fall through in
__wait_seqno in the end variable assignments.
v5: Review from Damien:
- s/smb/smp/ in a comment
- don't increment the reset counter after we've set it to WEDGED. Now
we (again) properly wedge the gpu when the reset fails.
Reviewed-by: Damien Lespiau <damien.lespiau@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-12-06 08:01:42 +00:00
|
|
|
* Upper bits are for the reset counter. This counter is used by the
|
|
|
|
* wait_seqno code to race-free noticed that a reset event happened and
|
|
|
|
* that it needs to restart the entire ioctl (since most likely the
|
|
|
|
* seqno it waited for won't ever signal anytime soon).
|
|
|
|
*
|
|
|
|
* This is important for lock-free wait paths, where no contended lock
|
|
|
|
* naturally enforces the correct ordering between the bail-out of the
|
|
|
|
* waiter and the gpu reset work code.
|
2012-11-15 16:17:22 +00:00
|
|
|
*
|
|
|
|
* Lowest bit controls the reset state machine: Set means a reset is in
|
|
|
|
* progress. This state will (presuming we don't have any bugs) decay
|
|
|
|
* into either unset (successful reset) or the special WEDGED value (hw
|
|
|
|
* terminally sour). All waiters on the reset_queue will be woken when
|
|
|
|
* that happens.
|
|
|
|
*/
|
|
|
|
atomic_t reset_counter;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Special values/flags for reset_counter
|
|
|
|
*
|
|
|
|
* Note that the code relies on
|
|
|
|
* I915_WEDGED & I915_RESET_IN_PROGRESS_FLAG
|
|
|
|
* being true.
|
|
|
|
*/
|
|
|
|
#define I915_RESET_IN_PROGRESS_FLAG 1
|
|
|
|
#define I915_WEDGED 0xffffffff
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Waitqueue to signal when the reset has completed. Used by clients
|
|
|
|
* that wait for dev_priv->mm.wedged to settle.
|
|
|
|
*/
|
|
|
|
wait_queue_head_t reset_queue;
|
2012-11-14 16:14:05 +00:00
|
|
|
|
2012-11-14 16:14:04 +00:00
|
|
|
/* For gpu hang simulation. */
|
|
|
|
unsigned int stop_rings;
|
2013-09-25 16:34:55 +00:00
|
|
|
|
|
|
|
/* For missed irq/seqno simulation. */
|
|
|
|
unsigned int test_irq_rings;
|
2012-11-14 16:14:04 +00:00
|
|
|
};
|
|
|
|
|
i915: ignore lid open event when resuming
i915 driver needs to do modeset when
1. system resumes from sleep
2. lid is opened
In PM_SUSPEND_MEM state, all the GPEs are cleared when system resumes,
thus it is the i915_resume code does the modeset rather than intel_lid_notify().
But in PM_SUSPEND_FREEZE state, this will be broken because
system is still responsive to the lid events.
1. When we close the lid in Freeze state, intel_lid_notify() sets modeset_on_lid.
2. When we reopen the lid, intel_lid_notify() will do a modeset,
before the system is resumed.
here is the error log,
[92146.548074] WARNING: at drivers/gpu/drm/i915/intel_display.c:1028 intel_wait_for_pipe_off+0x184/0x190 [i915]()
[92146.548076] Hardware name: VGN-Z540N
[92146.548078] pipe_off wait timed out
[92146.548167] Modules linked in: hid_generic usbhid hid snd_hda_codec_realtek snd_hda_intel snd_hda_codec parport_pc snd_hwdep ppdev snd_pcm_oss i915 snd_mixer_oss snd_pcm arc4 iwldvm snd_seq_dummy mac80211 snd_seq_oss snd_seq_midi fbcon tileblit font bitblit softcursor drm_kms_helper snd_rawmidi snd_seq_midi_event coretemp drm snd_seq kvm btusb bluetooth snd_timer iwlwifi pcmcia tpm_infineon i2c_algo_bit joydev snd_seq_device intel_agp cfg80211 snd intel_gtt yenta_socket pcmcia_rsrc sony_laptop agpgart microcode psmouse tpm_tis serio_raw mxm_wmi soundcore snd_page_alloc tpm acpi_cpufreq lpc_ich pcmcia_core tpm_bios mperf processor lp parport firewire_ohci firewire_core crc_itu_t sdhci_pci sdhci thermal e1000e
[92146.548173] Pid: 4304, comm: kworker/0:0 Tainted: G W 3.8.0-rc3-s0i3-v3-test+ #9
[92146.548175] Call Trace:
[92146.548189] [<c10378e2>] warn_slowpath_common+0x72/0xa0
[92146.548227] [<f86398b4>] ? intel_wait_for_pipe_off+0x184/0x190 [i915]
[92146.548263] [<f86398b4>] ? intel_wait_for_pipe_off+0x184/0x190 [i915]
[92146.548270] [<c10379b3>] warn_slowpath_fmt+0x33/0x40
[92146.548307] [<f86398b4>] intel_wait_for_pipe_off+0x184/0x190 [i915]
[92146.548344] [<f86399c2>] intel_disable_pipe+0x102/0x190 [i915]
[92146.548380] [<f8639ea4>] ? intel_disable_plane+0x64/0x80 [i915]
[92146.548417] [<f8639f7c>] i9xx_crtc_disable+0xbc/0x150 [i915]
[92146.548456] [<f863ebee>] intel_crtc_update_dpms+0x5e/0x90 [i915]
[92146.548493] [<f86437cf>] intel_modeset_setup_hw_state+0x42f/0x8f0 [i915]
[92146.548535] [<f8645b0b>] intel_lid_notify+0x9b/0xc0 [i915]
[92146.548543] [<c15610d3>] notifier_call_chain+0x43/0x60
[92146.548550] [<c105d1e1>] __blocking_notifier_call_chain+0x41/0x80
[92146.548556] [<c105d23f>] blocking_notifier_call_chain+0x1f/0x30
[92146.548563] [<c131a684>] acpi_lid_send_state+0x78/0xa4
[92146.548569] [<c131aa9e>] acpi_button_notify+0x3b/0xf1
[92146.548577] [<c12df56a>] ? acpi_os_execute+0x17/0x19
[92146.548582] [<c12e591a>] ? acpi_ec_sync_query+0xa5/0xbc
[92146.548589] [<c12e2b82>] acpi_device_notify+0x16/0x18
[92146.548595] [<c12f4904>] acpi_ev_notify_dispatch+0x38/0x4f
[92146.548600] [<c12df0e8>] acpi_os_execute_deferred+0x20/0x2b
[92146.548607] [<c1051208>] process_one_work+0x128/0x3f0
[92146.548613] [<c1564f73>] ? common_interrupt+0x33/0x38
[92146.548618] [<c104f8c0>] ? wake_up_worker+0x30/0x30
[92146.548624] [<c12df0c8>] ? acpi_os_wait_events_complete+0x1e/0x1e
[92146.548629] [<c10524f9>] worker_thread+0x119/0x3b0
[92146.548634] [<c10523e0>] ? manage_workers+0x240/0x240
[92146.548640] [<c1056e84>] kthread+0x94/0xa0
[92146.548647] [<c1060000>] ? ftrace_raw_output_sched_stat_runtime+0x70/0xf0
[92146.548652] [<c15649b7>] ret_from_kernel_thread+0x1b/0x28
[92146.548658] [<c1056df0>] ? kthread_create_on_node+0xc0/0xc0
three different modeset flags are introduced in this patch
MODESET_ON_LID_OPEN: do modeset on next lid open event
MODESET_DONE: modeset already done
MODESET_SUSPENDED: suspended, only do modeset when system is resumed
In this way,
1. when lid is closed, MODESET_ON_LID_OPEN is set so that
we'll do modeset on next lid open event.
2. when lid is opened, MODESET_DONE is set
so that duplicate lid open events will be ignored.
3. when system suspends, MODESET_SUSPENDED is set.
In this case, we will not do modeset on any lid events.
Plus, locking mechanism is also introduced to avoid racing.
Signed-off-by: Zhang Rui <rui.zhang@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-02-05 07:41:53 +00:00
|
|
|
enum modeset_restore {
|
|
|
|
MODESET_ON_LID_OPEN,
|
|
|
|
MODESET_DONE,
|
|
|
|
MODESET_SUSPENDED,
|
|
|
|
};
|
|
|
|
|
2013-09-12 20:06:24 +00:00
|
|
|
struct ddi_vbt_port_info {
|
|
|
|
uint8_t hdmi_level_shift;
|
2013-09-12 20:12:18 +00:00
|
|
|
|
|
|
|
uint8_t supports_dvi:1;
|
|
|
|
uint8_t supports_hdmi:1;
|
|
|
|
uint8_t supports_dp:1;
|
2013-09-12 20:06:24 +00:00
|
|
|
};
|
|
|
|
|
2013-05-09 23:03:18 +00:00
|
|
|
struct intel_vbt_data {
|
|
|
|
struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
|
|
|
|
struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
|
|
|
|
|
|
|
|
/* Feature bits */
|
|
|
|
unsigned int int_tv_support:1;
|
|
|
|
unsigned int lvds_dither:1;
|
|
|
|
unsigned int lvds_vbt:1;
|
|
|
|
unsigned int int_crt_support:1;
|
|
|
|
unsigned int lvds_use_ssc:1;
|
|
|
|
unsigned int display_clock_mode:1;
|
|
|
|
unsigned int fdi_rx_polarity_inverted:1;
|
|
|
|
int lvds_ssc_freq;
|
|
|
|
unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */
|
|
|
|
|
|
|
|
/* eDP */
|
|
|
|
int edp_rate;
|
|
|
|
int edp_lanes;
|
|
|
|
int edp_preemphasis;
|
|
|
|
int edp_vswing;
|
|
|
|
bool edp_initialized;
|
|
|
|
bool edp_support;
|
|
|
|
int edp_bpp;
|
|
|
|
struct edp_power_seq edp_pps;
|
|
|
|
|
2013-08-27 12:12:25 +00:00
|
|
|
/* MIPI DSI */
|
|
|
|
struct {
|
|
|
|
u16 panel_id;
|
|
|
|
} dsi;
|
|
|
|
|
2013-05-09 23:03:18 +00:00
|
|
|
int crt_ddc_pin;
|
|
|
|
|
|
|
|
int child_dev_num;
|
2013-09-11 21:02:47 +00:00
|
|
|
union child_device_config *child_dev;
|
2013-09-12 20:06:24 +00:00
|
|
|
|
|
|
|
struct ddi_vbt_port_info ddi_port_info[I915_MAX_PORTS];
|
2013-05-09 23:03:18 +00:00
|
|
|
};
|
|
|
|
|
2013-08-06 19:24:04 +00:00
|
|
|
enum intel_ddb_partitioning {
|
|
|
|
INTEL_DDB_PART_1_2,
|
|
|
|
INTEL_DDB_PART_5_6, /* IVB+ */
|
|
|
|
};
|
|
|
|
|
2013-08-06 19:24:05 +00:00
|
|
|
struct intel_wm_level {
|
|
|
|
bool enable;
|
|
|
|
uint32_t pri_val;
|
|
|
|
uint32_t spr_val;
|
|
|
|
uint32_t cur_val;
|
|
|
|
uint32_t fbc_val;
|
|
|
|
};
|
|
|
|
|
2013-10-09 16:18:03 +00:00
|
|
|
struct hsw_wm_values {
|
|
|
|
uint32_t wm_pipe[3];
|
|
|
|
uint32_t wm_lp[3];
|
|
|
|
uint32_t wm_lp_spr[3];
|
|
|
|
uint32_t wm_linetime[3];
|
|
|
|
bool enable_fbc_wm;
|
|
|
|
enum intel_ddb_partitioning partitioning;
|
|
|
|
};
|
|
|
|
|
2013-08-19 16:18:09 +00:00
|
|
|
/*
|
|
|
|
* This struct tracks the state needed for the Package C8+ feature.
|
|
|
|
*
|
|
|
|
* Package states C8 and deeper are really deep PC states that can only be
|
|
|
|
* reached when all the devices on the system allow it, so even if the graphics
|
|
|
|
* device allows PC8+, it doesn't mean the system will actually get to these
|
|
|
|
* states.
|
|
|
|
*
|
|
|
|
* Our driver only allows PC8+ when all the outputs are disabled, the power well
|
|
|
|
* is disabled and the GPU is idle. When these conditions are met, we manually
|
|
|
|
* do the other conditions: disable the interrupts, clocks and switch LCPLL
|
|
|
|
* refclk to Fclk.
|
|
|
|
*
|
|
|
|
* When we really reach PC8 or deeper states (not just when we allow it) we lose
|
|
|
|
* the state of some registers, so when we come back from PC8+ we need to
|
|
|
|
* restore this state. We don't get into PC8+ if we're not in RC6, so we don't
|
|
|
|
* need to take care of the registers kept by RC6.
|
|
|
|
*
|
|
|
|
* The interrupt disabling is part of the requirements. We can only leave the
|
|
|
|
* PCH HPD interrupts enabled. If we're in PC8+ and we get another interrupt we
|
|
|
|
* can lock the machine.
|
|
|
|
*
|
|
|
|
* Ideally every piece of our code that needs PC8+ disabled would call
|
|
|
|
* hsw_disable_package_c8, which would increment disable_count and prevent the
|
|
|
|
* system from reaching PC8+. But we don't have a symmetric way to do this for
|
|
|
|
* everything, so we have the requirements_met and gpu_idle variables. When we
|
|
|
|
* switch requirements_met or gpu_idle to true we decrease disable_count, and
|
|
|
|
* increase it in the opposite case. The requirements_met variable is true when
|
|
|
|
* all the CRTCs, encoders and the power well are disabled. The gpu_idle
|
|
|
|
* variable is true when the GPU is idle.
|
|
|
|
*
|
|
|
|
* In addition to everything, we only actually enable PC8+ if disable_count
|
|
|
|
* stays at zero for at least some seconds. This is implemented with the
|
|
|
|
* enable_work variable. We do this so we don't enable/disable PC8 dozens of
|
|
|
|
* consecutive times when all screens are disabled and some background app
|
|
|
|
* queries the state of our connectors, or we have some application constantly
|
|
|
|
* waking up to use the GPU. Only after the enable_work function actually
|
|
|
|
* enables PC8+ the "enable" variable will become true, which means that it can
|
|
|
|
* be false even if disable_count is 0.
|
|
|
|
*
|
|
|
|
* The irqs_disabled variable becomes true exactly after we disable the IRQs and
|
|
|
|
* goes back to false exactly before we reenable the IRQs. We use this variable
|
|
|
|
* to check if someone is trying to enable/disable IRQs while they're supposed
|
|
|
|
* to be disabled. This shouldn't happen and we'll print some error messages in
|
|
|
|
* case it happens, but if it actually happens we'll also update the variables
|
|
|
|
* inside struct regsave so when we restore the IRQs they will contain the
|
|
|
|
* latest expected values.
|
|
|
|
*
|
|
|
|
* For more, read "Display Sequences for Package C8" on our documentation.
|
|
|
|
*/
|
|
|
|
struct i915_package_c8 {
|
|
|
|
bool requirements_met;
|
|
|
|
bool gpu_idle;
|
|
|
|
bool irqs_disabled;
|
|
|
|
/* Only true after the delayed work task actually enables it. */
|
|
|
|
bool enabled;
|
|
|
|
int disable_count;
|
|
|
|
struct mutex lock;
|
|
|
|
struct delayed_work enable_work;
|
|
|
|
|
|
|
|
struct {
|
|
|
|
uint32_t deimr;
|
|
|
|
uint32_t sdeimr;
|
|
|
|
uint32_t gtimr;
|
|
|
|
uint32_t gtier;
|
|
|
|
uint32_t gen6_pmimr;
|
|
|
|
} regsave;
|
|
|
|
};
|
|
|
|
|
2013-10-16 11:30:34 +00:00
|
|
|
enum intel_pipe_crc_source {
|
|
|
|
INTEL_PIPE_CRC_SOURCE_NONE,
|
|
|
|
INTEL_PIPE_CRC_SOURCE_PLANE1,
|
|
|
|
INTEL_PIPE_CRC_SOURCE_PLANE2,
|
|
|
|
INTEL_PIPE_CRC_SOURCE_PF,
|
2013-10-16 20:55:48 +00:00
|
|
|
INTEL_PIPE_CRC_SOURCE_PIPE,
|
2013-10-16 20:55:58 +00:00
|
|
|
/* TV/DP on pre-gen5/vlv can't use the pipe source. */
|
|
|
|
INTEL_PIPE_CRC_SOURCE_TV,
|
|
|
|
INTEL_PIPE_CRC_SOURCE_DP_B,
|
|
|
|
INTEL_PIPE_CRC_SOURCE_DP_C,
|
|
|
|
INTEL_PIPE_CRC_SOURCE_DP_D,
|
2013-11-01 09:50:20 +00:00
|
|
|
INTEL_PIPE_CRC_SOURCE_AUTO,
|
2013-10-16 11:30:34 +00:00
|
|
|
INTEL_PIPE_CRC_SOURCE_MAX,
|
|
|
|
};
|
|
|
|
|
2013-10-15 17:55:27 +00:00
|
|
|
struct intel_pipe_crc_entry {
|
2013-10-15 17:55:30 +00:00
|
|
|
uint32_t frame;
|
2013-10-15 17:55:27 +00:00
|
|
|
uint32_t crc[5];
|
|
|
|
};
|
|
|
|
|
2013-10-15 17:55:29 +00:00
|
|
|
#define INTEL_PIPE_CRC_ENTRIES_NR 128
|
2013-10-15 17:55:27 +00:00
|
|
|
struct intel_pipe_crc {
|
2013-10-21 13:29:30 +00:00
|
|
|
spinlock_t lock;
|
|
|
|
bool opened; /* exclusive access to the result file */
|
2013-10-15 17:55:34 +00:00
|
|
|
struct intel_pipe_crc_entry *entries;
|
2013-10-16 11:30:34 +00:00
|
|
|
enum intel_pipe_crc_source source;
|
2013-10-21 13:29:30 +00:00
|
|
|
int head, tail;
|
2013-10-15 17:55:40 +00:00
|
|
|
wait_queue_head_t wq;
|
2013-10-15 17:55:27 +00:00
|
|
|
};
|
|
|
|
|
2012-11-02 18:55:02 +00:00
|
|
|
typedef struct drm_i915_private {
|
|
|
|
struct drm_device *dev;
|
2012-11-15 11:32:30 +00:00
|
|
|
struct kmem_cache *slab;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
|
|
|
const struct intel_device_info *info;
|
|
|
|
|
|
|
|
int relative_constants_mode;
|
|
|
|
|
|
|
|
void __iomem *regs;
|
|
|
|
|
2013-07-19 19:36:52 +00:00
|
|
|
struct intel_uncore uncore;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
|
|
|
struct intel_gmbus gmbus[GMBUS_NUM_PORTS];
|
|
|
|
|
2012-12-01 12:53:45 +00:00
|
|
|
|
2012-11-02 18:55:02 +00:00
|
|
|
/** gmbus_mutex protects against concurrent usage of the single hw gmbus
|
|
|
|
* controller on different i2c buses. */
|
|
|
|
struct mutex gmbus_mutex;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Base address of the gmbus and gpio block.
|
|
|
|
*/
|
|
|
|
uint32_t gpio_mmio_base;
|
|
|
|
|
2012-12-01 12:53:45 +00:00
|
|
|
wait_queue_head_t gmbus_wait_queue;
|
|
|
|
|
2012-11-02 18:55:02 +00:00
|
|
|
struct pci_dev *bridge_dev;
|
|
|
|
struct intel_ring_buffer ring[I915_NUM_RINGS];
|
2012-12-10 13:41:48 +00:00
|
|
|
uint32_t last_seqno, next_seqno;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
|
|
|
drm_dma_handle_t *status_page_dmah;
|
|
|
|
struct resource mch_res;
|
|
|
|
|
|
|
|
atomic_t irq_received;
|
|
|
|
|
|
|
|
/* protects the irq masks */
|
|
|
|
spinlock_t irq_lock;
|
|
|
|
|
drm/i915: irq-drive the dp aux communication
At least on the platforms that have a dp aux irq and also have it
enabled - vlvhsw should have one, too. But I don't have a machine to
test this on. Judging from docs there's no dp aux interrupt for gm45.
Also, I only have an ivb cpu edp machine, so the dp aux A code for
snb/ilk is untested.
For dpcd probing when nothing is connected it slashes about 5ms of cpu
time (cpu time is now negligible), which agrees with 3 * 5 400 usec
timeouts.
A previous version of this patch increases the time required to go
through the dp_detect cycle (which includes reading the edid) from
around 33 ms to around 40 ms. Experiments indicated that this is
purely due to the irq latency - the hw doesn't allow us to queue up
dp aux transactions and hence irq latency directly affects throughput.
gmbus is much better, there we have a 8 byte buffer, and we get the
irq once another 4 bytes can be queued up.
But by using the pm_qos interface to request the lowest possible cpu
wake-up latency this slowdown completely disappeared.
Since all our output detection logic is single-threaded with the
mode_config mutex right now anyway, I've decide not ot play fancy and
to just reuse the gmbus wait queue. But this would definitely prep the
way to run dp detection on different ports in parallel
v2: Add a timeout for dp aux transfers when using interrupts - the hw
_does_ prevent this with the hw-based 400 usec timeout, but if the
irq somehow doesn't arrive we're screwed. Lesson learned while
developing this ;-)
v3: While at it also convert the busy-loop to wait_for_atomic, so that
we don't run the risk of an infinite loop any more.
v4: Ensure we have the smallest possible irq latency by using the
pm_qos interface.
v5: Add a comment to the code to explain why we frob pm_qos. Suggested
by Chris Wilson.
v6: Disable dp irq for vlv, that's easier than trying to get at docs
and hw.
v7: Squash in a fix for Haswell that Paulo Zanoni tracked down - the
dp aux registers aren't at a fixed offset any more, but can be on the
PCH while the DP port is on the cpu die.
Reviewed-by: Imre Deak <imre.deak@intel.com> (v6)
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-12-01 12:53:48 +00:00
|
|
|
/* To control wakeup latency, e.g. for irq-driven dp aux transfers. */
|
|
|
|
struct pm_qos_request pm_qos;
|
|
|
|
|
2012-11-02 18:55:02 +00:00
|
|
|
/* DPIO indirect register protection */
|
2012-12-12 13:06:44 +00:00
|
|
|
struct mutex dpio_lock;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
|
|
|
/** Cached value of IMR to avoid reads in updating the bitfield */
|
|
|
|
u32 irq_mask;
|
|
|
|
u32 gt_irq_mask;
|
2013-08-06 21:57:15 +00:00
|
|
|
u32 pm_irq_mask;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
|
|
|
struct work_struct hotplug_work;
|
2012-12-01 20:03:22 +00:00
|
|
|
bool enable_hotplug_processing;
|
2013-04-16 11:36:54 +00:00
|
|
|
struct {
|
|
|
|
unsigned long hpd_last_jiffies;
|
|
|
|
int hpd_cnt;
|
|
|
|
enum {
|
|
|
|
HPD_ENABLED = 0,
|
|
|
|
HPD_DISABLED = 1,
|
|
|
|
HPD_MARK_DISABLED = 2
|
|
|
|
} hpd_mark;
|
|
|
|
} hpd_stats[HPD_NUM_PINS];
|
2013-04-11 13:57:57 +00:00
|
|
|
u32 hpd_event_bits;
|
2013-04-16 11:36:58 +00:00
|
|
|
struct timer_list hotplug_reenable_timer;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
2013-04-02 18:22:20 +00:00
|
|
|
int num_plane;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
2013-06-27 23:30:21 +00:00
|
|
|
struct i915_fbc fbc;
|
2012-11-02 18:55:02 +00:00
|
|
|
struct intel_opregion opregion;
|
2013-05-09 23:03:18 +00:00
|
|
|
struct intel_vbt_data vbt;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
|
|
|
/* overlay */
|
|
|
|
struct intel_overlay *overlay;
|
2013-02-08 21:13:35 +00:00
|
|
|
unsigned int sprite_scaling_enabled;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
2013-04-02 12:48:09 +00:00
|
|
|
/* backlight */
|
|
|
|
struct {
|
|
|
|
int level;
|
|
|
|
bool enabled;
|
2013-04-12 12:18:37 +00:00
|
|
|
spinlock_t lock; /* bl registers and the above bl fields */
|
2013-04-02 12:48:09 +00:00
|
|
|
struct backlight_device *device;
|
|
|
|
} backlight;
|
|
|
|
|
2012-11-02 18:55:02 +00:00
|
|
|
/* LVDS info */
|
|
|
|
bool no_aux_handshake;
|
|
|
|
|
|
|
|
struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */
|
|
|
|
int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
|
|
|
|
int num_fence_regs; /* 8 on pre-965, 16 otherwise */
|
|
|
|
|
|
|
|
unsigned int fsb_freq, mem_freq, is_ddr3;
|
|
|
|
|
2013-09-02 14:22:25 +00:00
|
|
|
/**
|
|
|
|
* wq - Driver workqueue for GEM.
|
|
|
|
*
|
|
|
|
* NOTE: Work items scheduled here are not allowed to grab any modeset
|
|
|
|
* locks, for otherwise the flushing done in the pageflip code will
|
|
|
|
* result in deadlocks.
|
|
|
|
*/
|
2012-11-02 18:55:02 +00:00
|
|
|
struct workqueue_struct *wq;
|
|
|
|
|
|
|
|
/* Display functions */
|
|
|
|
struct drm_i915_display_funcs display;
|
|
|
|
|
|
|
|
/* PCH chipset type */
|
|
|
|
enum intel_pch pch_type;
|
2012-11-20 17:12:07 +00:00
|
|
|
unsigned short pch_id;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
|
|
|
unsigned long quirks;
|
|
|
|
|
i915: ignore lid open event when resuming
i915 driver needs to do modeset when
1. system resumes from sleep
2. lid is opened
In PM_SUSPEND_MEM state, all the GPEs are cleared when system resumes,
thus it is the i915_resume code does the modeset rather than intel_lid_notify().
But in PM_SUSPEND_FREEZE state, this will be broken because
system is still responsive to the lid events.
1. When we close the lid in Freeze state, intel_lid_notify() sets modeset_on_lid.
2. When we reopen the lid, intel_lid_notify() will do a modeset,
before the system is resumed.
here is the error log,
[92146.548074] WARNING: at drivers/gpu/drm/i915/intel_display.c:1028 intel_wait_for_pipe_off+0x184/0x190 [i915]()
[92146.548076] Hardware name: VGN-Z540N
[92146.548078] pipe_off wait timed out
[92146.548167] Modules linked in: hid_generic usbhid hid snd_hda_codec_realtek snd_hda_intel snd_hda_codec parport_pc snd_hwdep ppdev snd_pcm_oss i915 snd_mixer_oss snd_pcm arc4 iwldvm snd_seq_dummy mac80211 snd_seq_oss snd_seq_midi fbcon tileblit font bitblit softcursor drm_kms_helper snd_rawmidi snd_seq_midi_event coretemp drm snd_seq kvm btusb bluetooth snd_timer iwlwifi pcmcia tpm_infineon i2c_algo_bit joydev snd_seq_device intel_agp cfg80211 snd intel_gtt yenta_socket pcmcia_rsrc sony_laptop agpgart microcode psmouse tpm_tis serio_raw mxm_wmi soundcore snd_page_alloc tpm acpi_cpufreq lpc_ich pcmcia_core tpm_bios mperf processor lp parport firewire_ohci firewire_core crc_itu_t sdhci_pci sdhci thermal e1000e
[92146.548173] Pid: 4304, comm: kworker/0:0 Tainted: G W 3.8.0-rc3-s0i3-v3-test+ #9
[92146.548175] Call Trace:
[92146.548189] [<c10378e2>] warn_slowpath_common+0x72/0xa0
[92146.548227] [<f86398b4>] ? intel_wait_for_pipe_off+0x184/0x190 [i915]
[92146.548263] [<f86398b4>] ? intel_wait_for_pipe_off+0x184/0x190 [i915]
[92146.548270] [<c10379b3>] warn_slowpath_fmt+0x33/0x40
[92146.548307] [<f86398b4>] intel_wait_for_pipe_off+0x184/0x190 [i915]
[92146.548344] [<f86399c2>] intel_disable_pipe+0x102/0x190 [i915]
[92146.548380] [<f8639ea4>] ? intel_disable_plane+0x64/0x80 [i915]
[92146.548417] [<f8639f7c>] i9xx_crtc_disable+0xbc/0x150 [i915]
[92146.548456] [<f863ebee>] intel_crtc_update_dpms+0x5e/0x90 [i915]
[92146.548493] [<f86437cf>] intel_modeset_setup_hw_state+0x42f/0x8f0 [i915]
[92146.548535] [<f8645b0b>] intel_lid_notify+0x9b/0xc0 [i915]
[92146.548543] [<c15610d3>] notifier_call_chain+0x43/0x60
[92146.548550] [<c105d1e1>] __blocking_notifier_call_chain+0x41/0x80
[92146.548556] [<c105d23f>] blocking_notifier_call_chain+0x1f/0x30
[92146.548563] [<c131a684>] acpi_lid_send_state+0x78/0xa4
[92146.548569] [<c131aa9e>] acpi_button_notify+0x3b/0xf1
[92146.548577] [<c12df56a>] ? acpi_os_execute+0x17/0x19
[92146.548582] [<c12e591a>] ? acpi_ec_sync_query+0xa5/0xbc
[92146.548589] [<c12e2b82>] acpi_device_notify+0x16/0x18
[92146.548595] [<c12f4904>] acpi_ev_notify_dispatch+0x38/0x4f
[92146.548600] [<c12df0e8>] acpi_os_execute_deferred+0x20/0x2b
[92146.548607] [<c1051208>] process_one_work+0x128/0x3f0
[92146.548613] [<c1564f73>] ? common_interrupt+0x33/0x38
[92146.548618] [<c104f8c0>] ? wake_up_worker+0x30/0x30
[92146.548624] [<c12df0c8>] ? acpi_os_wait_events_complete+0x1e/0x1e
[92146.548629] [<c10524f9>] worker_thread+0x119/0x3b0
[92146.548634] [<c10523e0>] ? manage_workers+0x240/0x240
[92146.548640] [<c1056e84>] kthread+0x94/0xa0
[92146.548647] [<c1060000>] ? ftrace_raw_output_sched_stat_runtime+0x70/0xf0
[92146.548652] [<c15649b7>] ret_from_kernel_thread+0x1b/0x28
[92146.548658] [<c1056df0>] ? kthread_create_on_node+0xc0/0xc0
three different modeset flags are introduced in this patch
MODESET_ON_LID_OPEN: do modeset on next lid open event
MODESET_DONE: modeset already done
MODESET_SUSPENDED: suspended, only do modeset when system is resumed
In this way,
1. when lid is closed, MODESET_ON_LID_OPEN is set so that
we'll do modeset on next lid open event.
2. when lid is opened, MODESET_DONE is set
so that duplicate lid open events will be ignored.
3. when system suspends, MODESET_SUSPENDED is set.
In this case, we will not do modeset on any lid events.
Plus, locking mechanism is also introduced to avoid racing.
Signed-off-by: Zhang Rui <rui.zhang@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-02-05 07:41:53 +00:00
|
|
|
enum modeset_restore modeset_restore;
|
|
|
|
struct mutex modeset_restore_lock;
|
2008-07-30 19:06:12 +00:00
|
|
|
|
2013-07-16 23:50:07 +00:00
|
|
|
struct list_head vm_list; /* Global list of all address spaces */
|
2013-07-16 23:50:05 +00:00
|
|
|
struct i915_gtt gtt; /* VMA representing the global address space */
|
2013-01-17 20:45:15 +00:00
|
|
|
|
2012-11-14 16:14:03 +00:00
|
|
|
struct i915_gem_mm mm;
|
2012-05-02 09:49:32 +00:00
|
|
|
|
|
|
|
/* Kernel Modesetting */
|
|
|
|
|
2009-05-31 09:17:17 +00:00
|
|
|
struct sdvo_device_mapping sdvo_mappings[2];
|
2009-08-17 20:31:43 +00:00
|
|
|
|
2011-09-02 19:54:37 +00:00
|
|
|
struct drm_crtc *plane_to_crtc_mapping[3];
|
|
|
|
struct drm_crtc *pipe_to_crtc_mapping[3];
|
2009-11-18 16:25:18 +00:00
|
|
|
wait_queue_head_t pending_flip_queue;
|
|
|
|
|
2013-10-21 19:04:07 +00:00
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
|
|
struct intel_pipe_crc pipe_crc[I915_MAX_PIPES];
|
|
|
|
#endif
|
|
|
|
|
2013-06-05 11:34:06 +00:00
|
|
|
int num_shared_dpll;
|
|
|
|
struct intel_shared_dpll shared_dplls[I915_NUM_PLLS];
|
2012-10-05 15:05:58 +00:00
|
|
|
struct intel_ddi_plls ddi_plls;
|
2012-04-20 16:11:53 +00:00
|
|
|
|
2009-08-17 20:31:43 +00:00
|
|
|
/* Reclocking support */
|
|
|
|
bool render_reclock_avail;
|
|
|
|
bool lvds_downclock_avail;
|
2009-11-20 03:24:16 +00:00
|
|
|
/* indicates the reduced downclock for LVDS*/
|
|
|
|
int lvds_downclock;
|
2009-08-17 20:31:43 +00:00
|
|
|
u16 orig_clock;
|
2010-01-29 19:27:07 +00:00
|
|
|
|
2009-12-17 06:48:43 +00:00
|
|
|
bool mchbar_need_disable;
|
2010-01-29 19:27:07 +00:00
|
|
|
|
2012-11-02 18:55:07 +00:00
|
|
|
struct intel_l3_parity l3_parity;
|
|
|
|
|
2013-07-04 18:02:05 +00:00
|
|
|
/* Cannot be determined by PCIID. You must always read a register. */
|
|
|
|
size_t ellc_size;
|
|
|
|
|
2012-08-08 21:35:35 +00:00
|
|
|
/* gen6+ rps state */
|
2012-11-02 18:55:03 +00:00
|
|
|
struct intel_gen6_power_mgmt rps;
|
2012-08-08 21:35:35 +00:00
|
|
|
|
2012-08-08 21:35:39 +00:00
|
|
|
/* ilk-only ips/rps state. Everything in here is protected by the global
|
|
|
|
* mchdev_lock in intel_pm.c */
|
2012-11-02 18:55:03 +00:00
|
|
|
struct intel_ilk_power_mgmt ips;
|
2010-02-05 20:42:41 +00:00
|
|
|
|
2013-10-25 14:36:47 +00:00
|
|
|
struct i915_power_domains power_domains;
|
2013-05-30 14:07:11 +00:00
|
|
|
|
2013-10-03 19:15:06 +00:00
|
|
|
struct i915_psr psr;
|
2013-07-11 21:45:00 +00:00
|
|
|
|
2012-11-14 16:14:04 +00:00
|
|
|
struct i915_gpu_error gpu_error;
|
2010-10-01 13:57:56 +00:00
|
|
|
|
2013-05-08 17:45:13 +00:00
|
|
|
struct drm_i915_gem_object *vlv_pctx;
|
|
|
|
|
2013-10-09 07:18:51 +00:00
|
|
|
#ifdef CONFIG_DRM_I915_FBDEV
|
2010-03-30 05:34:14 +00:00
|
|
|
/* list of fbdev register on this device */
|
|
|
|
struct intel_fbdev *fbdev;
|
2013-10-09 07:18:51 +00:00
|
|
|
#endif
|
2011-02-21 22:23:52 +00:00
|
|
|
|
2012-11-02 18:13:59 +00:00
|
|
|
/*
|
|
|
|
* The console may be contended at resume, but we don't
|
|
|
|
* want it to block on it.
|
|
|
|
*/
|
|
|
|
struct work_struct console_resume_work;
|
|
|
|
|
2011-02-21 22:23:52 +00:00
|
|
|
struct drm_property *broadcast_rgb_property;
|
2011-05-12 21:17:24 +00:00
|
|
|
struct drm_property *force_audio_property;
|
2012-05-25 23:56:22 +00:00
|
|
|
|
drm/i915: preliminary context support
Very basic code for context setup/destruction in the driver.
Adds the file i915_gem_context.c This file implements HW context
support. On gen5+ a HW context consists of an opaque GPU object which is
referenced at times of context saves and restores. With RC6 enabled,
the context is also referenced as the GPU enters and exists from RC6
(GPU has it's own internal power context, except on gen5). Though
something like a context does exist for the media ring, the code only
supports contexts for the render ring.
In software, there is a distinction between contexts created by the
user, and the default HW context. The default HW context is used by GPU
clients that do not request setup of their own hardware context. The
default context's state is never restored to help prevent programming
errors. This would happen if a client ran and piggy-backed off another
clients GPU state. The default context only exists to give the GPU some
offset to load as the current to invoke a save of the context we
actually care about. In fact, the code could likely be constructed,
albeit in a more complicated fashion, to never use the default context,
though that limits the driver's ability to swap out, and/or destroy
other contexts.
All other contexts are created as a request by the GPU client. These
contexts store GPU state, and thus allow GPU clients to not re-emit
state (and potentially query certain state) at any time. The kernel
driver makes certain that the appropriate commands are inserted.
There are 4 entry points into the contexts, init, fini, open, close.
The names are self-explanatory except that init can be called during
reset, and also during pm thaw/resume. As we expect our context to be
preserved across these events, we do not reinitialize in this case.
As Adam Jackson pointed out, The cutoff of 1MB where a HW context is
considered too big is arbitrary. The reason for this is even though
context sizes are increasing with every generation, they have yet to
eclipse even 32k. If we somehow read back way more than that, it
probably means BIOS has done something strange, or we're running on a
platform that wasn't designed for this.
v2: rename load/unload to init/fini (daniel)
remove ILK support for get_size() (indirectly daniel)
add HAS_HW_CONTEXTS macro to clarify supported platforms (daniel)
added comments (Ben)
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
2012-06-04 21:42:42 +00:00
|
|
|
bool hw_contexts_disabled;
|
|
|
|
uint32_t hw_context_size;
|
2013-09-18 04:12:45 +00:00
|
|
|
struct list_head context_list;
|
2012-11-02 18:55:02 +00:00
|
|
|
|
2012-12-11 18:48:29 +00:00
|
|
|
u32 fdi_rx_config;
|
2012-12-01 14:04:26 +00:00
|
|
|
|
2012-11-02 18:55:02 +00:00
|
|
|
struct i915_suspend_saved_registers regfile;
|
2012-11-02 18:55:05 +00:00
|
|
|
|
2013-08-01 13:18:50 +00:00
|
|
|
struct {
|
|
|
|
/*
|
|
|
|
* Raw watermark latency values:
|
|
|
|
* in 0.1us units for WM0,
|
|
|
|
* in 0.5us units for WM1+.
|
|
|
|
*/
|
|
|
|
/* primary */
|
|
|
|
uint16_t pri_latency[5];
|
|
|
|
/* sprite */
|
|
|
|
uint16_t spr_latency[5];
|
|
|
|
/* cursor */
|
|
|
|
uint16_t cur_latency[5];
|
2013-10-09 16:18:03 +00:00
|
|
|
|
|
|
|
/* current hardware state */
|
|
|
|
struct hsw_wm_values hw;
|
2013-08-01 13:18:50 +00:00
|
|
|
} wm;
|
|
|
|
|
2013-08-19 16:18:09 +00:00
|
|
|
struct i915_package_c8 pc8;
|
|
|
|
|
2012-11-02 18:55:05 +00:00
|
|
|
/* Old dri1 support infrastructure, beware the dragons ya fools entering
|
|
|
|
* here! */
|
|
|
|
struct i915_dri1_state dri1;
|
2013-07-09 14:51:37 +00:00
|
|
|
/* Old ums support infrastructure, same warning applies. */
|
|
|
|
struct i915_ums_state ums;
|
2005-04-16 22:20:36 +00:00
|
|
|
} drm_i915_private_t;
|
|
|
|
|
2013-08-01 17:39:55 +00:00
|
|
|
static inline struct drm_i915_private *to_i915(const struct drm_device *dev)
|
|
|
|
{
|
|
|
|
return dev->dev_private;
|
|
|
|
}
|
|
|
|
|
2012-05-11 13:29:30 +00:00
|
|
|
/* Iterate over initialised rings */
|
|
|
|
#define for_each_ring(ring__, dev_priv__, i__) \
|
|
|
|
for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \
|
|
|
|
if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__)))
|
|
|
|
|
2012-02-14 03:45:36 +00:00
|
|
|
enum hdmi_force_audio {
|
|
|
|
HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */
|
|
|
|
HDMI_AUDIO_OFF, /* force turn off HDMI audio */
|
|
|
|
HDMI_AUDIO_AUTO, /* trust EDID */
|
|
|
|
HDMI_AUDIO_ON, /* force turn on HDMI audio */
|
|
|
|
};
|
|
|
|
|
2013-07-04 11:06:28 +00:00
|
|
|
#define I915_GTT_OFFSET_NONE ((u32)-1)
|
2012-11-15 11:32:19 +00:00
|
|
|
|
2012-06-07 14:38:42 +00:00
|
|
|
struct drm_i915_gem_object_ops {
|
|
|
|
/* Interface between the GEM object and its backing storage.
|
|
|
|
* get_pages() is called once prior to the use of the associated set
|
|
|
|
* of pages before to binding them into the GTT, and put_pages() is
|
|
|
|
* called after we no longer need them. As we expect there to be
|
|
|
|
* associated cost with migrating pages between the backing storage
|
|
|
|
* and making them available for the GPU (e.g. clflush), we may hold
|
|
|
|
* onto the pages after they are no longer referenced by the GPU
|
|
|
|
* in case they may be used again shortly (for example migrating the
|
|
|
|
* pages to a different memory domain within the GTT). put_pages()
|
|
|
|
* will therefore most likely be called when the object itself is
|
|
|
|
* being released or under memory pressure (where we attempt to
|
|
|
|
* reap pages for the shrinker).
|
|
|
|
*/
|
|
|
|
int (*get_pages)(struct drm_i915_gem_object *);
|
|
|
|
void (*put_pages)(struct drm_i915_gem_object *);
|
|
|
|
};
|
|
|
|
|
2008-07-30 19:06:12 +00:00
|
|
|
struct drm_i915_gem_object {
|
2010-04-09 19:05:07 +00:00
|
|
|
struct drm_gem_object base;
|
2008-07-30 19:06:12 +00:00
|
|
|
|
2012-06-07 14:38:42 +00:00
|
|
|
const struct drm_i915_gem_object_ops *ops;
|
|
|
|
|
2013-07-17 19:19:03 +00:00
|
|
|
/** List of VMAs backed by this object */
|
|
|
|
struct list_head vma_list;
|
|
|
|
|
2012-11-15 11:32:21 +00:00
|
|
|
/** Stolen memory for this object, instead of being backed by shmem. */
|
|
|
|
struct drm_mm_node *stolen;
|
2013-05-31 18:28:48 +00:00
|
|
|
struct list_head global_list;
|
2008-07-30 19:06:12 +00:00
|
|
|
|
2010-10-19 09:36:51 +00:00
|
|
|
struct list_head ring_list;
|
2013-08-14 09:38:33 +00:00
|
|
|
/** Used in execbuf to temporarily hold a ref */
|
|
|
|
struct list_head obj_exec_link;
|
2008-07-30 19:06:12 +00:00
|
|
|
|
|
|
|
/**
|
2012-07-20 11:41:02 +00:00
|
|
|
* This is set if the object is on the active lists (has pending
|
|
|
|
* rendering and so a non-zero seqno), and is not set if it i s on
|
|
|
|
* inactive (ready to be unbound) list.
|
2008-07-30 19:06:12 +00:00
|
|
|
*/
|
2011-08-16 19:34:10 +00:00
|
|
|
unsigned int active:1;
|
2008-07-30 19:06:12 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* This is set if the object has been written to since last bound
|
|
|
|
* to the GTT
|
|
|
|
*/
|
2011-08-16 19:34:10 +00:00
|
|
|
unsigned int dirty:1;
|
2010-05-13 09:49:44 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Fence register bits (if any) for this object. Will be set
|
|
|
|
* as needed when mapped into the GTT.
|
|
|
|
* Protected by dev->struct_mutex.
|
|
|
|
*/
|
2011-10-09 19:52:02 +00:00
|
|
|
signed int fence_reg:I915_MAX_NUM_FENCE_BITS;
|
2010-05-13 09:49:44 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Advice: are the backing pages purgeable?
|
|
|
|
*/
|
2011-08-16 19:34:10 +00:00
|
|
|
unsigned int madv:2;
|
2010-05-13 09:49:44 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Current tiling mode for the object.
|
|
|
|
*/
|
2011-08-16 19:34:10 +00:00
|
|
|
unsigned int tiling_mode:2;
|
2012-04-21 15:23:23 +00:00
|
|
|
/**
|
|
|
|
* Whether the tiling parameters for the currently associated fence
|
|
|
|
* register have changed. Note that for the purposes of tracking
|
|
|
|
* tiling changes we also treat the unfenced register, the register
|
|
|
|
* slot that the object occupies whilst it executes a fenced
|
|
|
|
* command (such as BLT on gen2/3), as a "fence".
|
|
|
|
*/
|
|
|
|
unsigned int fence_dirty:1;
|
2010-05-13 09:49:44 +00:00
|
|
|
|
|
|
|
/** How many users have pinned this object in GTT space. The following
|
|
|
|
* users can each hold at most one reference: pwrite/pread, pin_ioctl
|
|
|
|
* (via user_pin_count), execbuffer (objects are not allowed multiple
|
|
|
|
* times for the same batchbuffer), and the framebuffer code. When
|
|
|
|
* switching/pageflipping, the framebuffer code has at most two buffers
|
|
|
|
* pinned per crtc.
|
|
|
|
*
|
|
|
|
* In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3
|
|
|
|
* bits with absolutely no headroom. So use 4 bits. */
|
2011-08-16 19:34:10 +00:00
|
|
|
unsigned int pin_count:4;
|
2010-05-13 09:49:44 +00:00
|
|
|
#define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf
|
2008-07-30 19:06:12 +00:00
|
|
|
|
2010-11-04 16:11:09 +00:00
|
|
|
/**
|
|
|
|
* Is the object at the current location in the gtt mappable and
|
|
|
|
* fenceable? Used to avoid costly recalculations.
|
|
|
|
*/
|
2011-08-16 19:34:10 +00:00
|
|
|
unsigned int map_and_fenceable:1;
|
2010-11-04 16:11:09 +00:00
|
|
|
|
2010-10-01 20:05:20 +00:00
|
|
|
/**
|
|
|
|
* Whether the current gtt mapping needs to be mappable (and isn't just
|
|
|
|
* mappable by accident). Track pin and fault separate for a more
|
|
|
|
* accurate mappable working set.
|
|
|
|
*/
|
2011-08-16 19:34:10 +00:00
|
|
|
unsigned int fault_mappable:1;
|
|
|
|
unsigned int pin_mappable:1;
|
2013-08-09 11:25:09 +00:00
|
|
|
unsigned int pin_display:1;
|
2010-10-01 20:05:20 +00:00
|
|
|
|
2010-11-12 13:53:37 +00:00
|
|
|
/*
|
|
|
|
* Is the GPU currently using a fence to access this buffer,
|
|
|
|
*/
|
|
|
|
unsigned int pending_fenced_gpu_access:1;
|
|
|
|
unsigned int fenced_gpu_access:1;
|
|
|
|
|
2013-08-08 13:41:10 +00:00
|
|
|
unsigned int cache_level:3;
|
2011-03-29 23:59:50 +00:00
|
|
|
|
2012-02-09 16:15:47 +00:00
|
|
|
unsigned int has_aliasing_ppgtt_mapping:1;
|
2012-02-15 22:50:22 +00:00
|
|
|
unsigned int has_global_gtt_mapping:1;
|
2012-06-01 14:20:22 +00:00
|
|
|
unsigned int has_dma_mapping:1;
|
2012-02-09 16:15:47 +00:00
|
|
|
|
2012-06-01 14:20:22 +00:00
|
|
|
struct sg_table *pages;
|
2012-09-04 20:02:54 +00:00
|
|
|
int pages_pin_count;
|
2008-07-30 19:06:12 +00:00
|
|
|
|
2012-05-10 13:25:09 +00:00
|
|
|
/* prime dma-buf support */
|
2012-05-22 12:09:21 +00:00
|
|
|
void *dma_buf_vmapping;
|
|
|
|
int vmapping_count;
|
|
|
|
|
2010-11-12 13:53:37 +00:00
|
|
|
struct intel_ring_buffer *ring;
|
|
|
|
|
2012-04-17 14:31:27 +00:00
|
|
|
/** Breadcrumb of last rendering to the buffer. */
|
2012-07-20 11:41:01 +00:00
|
|
|
uint32_t last_read_seqno;
|
|
|
|
uint32_t last_write_seqno;
|
2010-11-12 13:53:37 +00:00
|
|
|
/** Breadcrumb of last fenced GPU access to the buffer. */
|
|
|
|
uint32_t last_fenced_seqno;
|
2008-07-30 19:06:12 +00:00
|
|
|
|
2010-05-13 09:49:44 +00:00
|
|
|
/** Current tiling stride for the object, if it's tiled. */
|
2008-11-12 18:03:55 +00:00
|
|
|
uint32_t stride;
|
2008-07-30 19:06:12 +00:00
|
|
|
|
2013-10-09 19:23:52 +00:00
|
|
|
/** References from framebuffers, locks out tiling changes. */
|
|
|
|
unsigned long framebuffer_references;
|
|
|
|
|
2009-03-12 23:56:27 +00:00
|
|
|
/** Record of address bit 17 of each page at last unbind. */
|
2010-06-06 14:40:22 +00:00
|
|
|
unsigned long *bit_17;
|
2009-03-12 23:56:27 +00:00
|
|
|
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-07 22:24:08 +00:00
|
|
|
/** User space pin count and filp owning the pin */
|
2013-10-10 12:46:37 +00:00
|
|
|
unsigned long user_pin_count;
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-07 22:24:08 +00:00
|
|
|
struct drm_file *pin_filp;
|
2008-12-30 10:31:46 +00:00
|
|
|
|
|
|
|
/** for phy allocated objects */
|
|
|
|
struct drm_i915_gem_phys_object *phys_obj;
|
2008-07-30 19:06:12 +00:00
|
|
|
};
|
2012-12-17 15:21:27 +00:00
|
|
|
#define to_gem_object(obj) (&((struct drm_i915_gem_object *)(obj))->base)
|
2008-07-30 19:06:12 +00:00
|
|
|
|
2010-04-09 19:05:08 +00:00
|
|
|
#define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base)
|
2010-03-08 12:35:02 +00:00
|
|
|
|
2008-07-30 19:06:12 +00:00
|
|
|
/**
|
|
|
|
* Request queue structure.
|
|
|
|
*
|
|
|
|
* The request queue allows us to note sequence numbers that have been emitted
|
|
|
|
* and may be associated with active buffers to be retired.
|
|
|
|
*
|
|
|
|
* By keeping this list, we can avoid having to do questionable
|
|
|
|
* sequence-number comparisons on buffer last_rendering_seqnos, and associate
|
|
|
|
* an emission time with seqnos for tracking how far ahead of the GPU we are.
|
|
|
|
*/
|
|
|
|
struct drm_i915_gem_request {
|
2010-05-21 01:08:56 +00:00
|
|
|
/** On Which ring this request was generated */
|
|
|
|
struct intel_ring_buffer *ring;
|
|
|
|
|
2008-07-30 19:06:12 +00:00
|
|
|
/** GEM sequence number associated with this request. */
|
|
|
|
uint32_t seqno;
|
|
|
|
|
2013-06-12 12:01:39 +00:00
|
|
|
/** Position in the ringbuffer of the start of the request */
|
|
|
|
u32 head;
|
|
|
|
|
|
|
|
/** Position in the ringbuffer of the end of the request */
|
2012-02-15 11:25:36 +00:00
|
|
|
u32 tail;
|
|
|
|
|
2013-05-02 13:48:08 +00:00
|
|
|
/** Context related to this request */
|
|
|
|
struct i915_hw_context *ctx;
|
|
|
|
|
2013-06-12 12:01:39 +00:00
|
|
|
/** Batch buffer related to this request if any */
|
|
|
|
struct drm_i915_gem_object *batch_obj;
|
|
|
|
|
2008-07-30 19:06:12 +00:00
|
|
|
/** Time at which this request was emitted, in jiffies. */
|
|
|
|
unsigned long emitted_jiffies;
|
|
|
|
|
2009-06-03 07:27:35 +00:00
|
|
|
/** global list entry for this request */
|
2008-07-30 19:06:12 +00:00
|
|
|
struct list_head list;
|
2009-06-03 07:27:35 +00:00
|
|
|
|
2010-09-24 15:02:42 +00:00
|
|
|
struct drm_i915_file_private *file_priv;
|
2009-06-03 07:27:35 +00:00
|
|
|
/** file_priv list entry for this request */
|
|
|
|
struct list_head client_list;
|
2008-07-30 19:06:12 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
struct drm_i915_file_private {
|
drm/i915: Boost RPS frequency for CPU stalls
If we encounter a situation where the CPU blocks waiting for results
from the GPU, give the GPU a kick to boost its the frequency.
This should work to reduce user interface stalls and to quickly promote
mesa to high frequencies - but the cost is that our requested frequency
stalls high (as we do not idle for long enough before rc6 to start
reducing frequencies, nor are we aggressive at down clocking an
underused GPU). However, this should be mitigated by rc6 itself powering
off the GPU when idle, and that energy use is dependent upon the workload
of the GPU in addition to its frequency (e.g. the math or sampler
functions only consume power when used). Still, this is likely to
adversely affect light workloads.
In particular, this nearly eliminates the highly noticeable wake-up lag
in animations from idle. For example, expose or workspace transitions.
(However, given the situation where we fail to downclock, our requested
frequency is almost always the maximum, except for Baytrail where we
manually downclock upon idling. This often masks the latency of
upclocking after being idle, so animations are typically smooth - at the
cost of increased power consumption.)
Stéphane raised the concern that this will punish good applications and
reward bad applications - but due to the nature of how mesa performs its
client throttling, I believe all mesa applications will be roughly
equally affected. To address this concern, and to prevent applications
like compositors from permanently boosting the RPS state, we ratelimit the
frequency of the wait-boosts each client recieves.
Unfortunately, this techinique is ineffective with Ironlake - which also
has dynamic render power states and suffers just as dramatically. For
Ironlake, the thermal/power headroom is shared with the CPU through
Intelligent Power Sharing and the intel-ips module. This leaves us with
no GPU boost frequencies available when coming out of idle, and due to
hardware limitations we cannot change the arbitration between the CPU and
GPU quickly enough to be effective.
v2: Limit each client to receiving a single boost for each active period.
Tested by QA to only marginally increase power, and to demonstrably
increase throughput in games. No latency measurements yet.
v3: Cater for front-buffer rendering with manual throttling.
v4: Tidy up.
v5: Sadly the compositor needs frequent boosts as it may never idle, but
due to its picking mechanism (using ReadPixels) may require frequent
waits. Those waits, along with the waits for the vrefresh swap, conspire
to keep the GPU at low frequencies despite the interactive latency. To
overcome this we ditch the one-boost-per-active-period and just ratelimit
the number of wait-boosts each client can receive.
Reported-and-tested-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=68716
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Kenneth Graunke <kenneth@whitecape.org>
Cc: Stéphane Marchesin <stephane.marchesin@gmail.com>
Cc: Owen Taylor <otaylor@redhat.com>
Cc: "Meng, Mengmeng" <mengmeng.meng@intel.com>
Cc: "Zhuang, Lena" <lena.zhuang@intel.com>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
[danvet: No extern for function prototypes in headers.]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-09-25 16:34:56 +00:00
|
|
|
struct drm_i915_private *dev_priv;
|
|
|
|
|
2008-07-30 19:06:12 +00:00
|
|
|
struct {
|
2012-11-29 20:45:06 +00:00
|
|
|
spinlock_t lock;
|
2009-06-03 07:27:35 +00:00
|
|
|
struct list_head request_list;
|
drm/i915: Boost RPS frequency for CPU stalls
If we encounter a situation where the CPU blocks waiting for results
from the GPU, give the GPU a kick to boost its the frequency.
This should work to reduce user interface stalls and to quickly promote
mesa to high frequencies - but the cost is that our requested frequency
stalls high (as we do not idle for long enough before rc6 to start
reducing frequencies, nor are we aggressive at down clocking an
underused GPU). However, this should be mitigated by rc6 itself powering
off the GPU when idle, and that energy use is dependent upon the workload
of the GPU in addition to its frequency (e.g. the math or sampler
functions only consume power when used). Still, this is likely to
adversely affect light workloads.
In particular, this nearly eliminates the highly noticeable wake-up lag
in animations from idle. For example, expose or workspace transitions.
(However, given the situation where we fail to downclock, our requested
frequency is almost always the maximum, except for Baytrail where we
manually downclock upon idling. This often masks the latency of
upclocking after being idle, so animations are typically smooth - at the
cost of increased power consumption.)
Stéphane raised the concern that this will punish good applications and
reward bad applications - but due to the nature of how mesa performs its
client throttling, I believe all mesa applications will be roughly
equally affected. To address this concern, and to prevent applications
like compositors from permanently boosting the RPS state, we ratelimit the
frequency of the wait-boosts each client recieves.
Unfortunately, this techinique is ineffective with Ironlake - which also
has dynamic render power states and suffers just as dramatically. For
Ironlake, the thermal/power headroom is shared with the CPU through
Intelligent Power Sharing and the intel-ips module. This leaves us with
no GPU boost frequencies available when coming out of idle, and due to
hardware limitations we cannot change the arbitration between the CPU and
GPU quickly enough to be effective.
v2: Limit each client to receiving a single boost for each active period.
Tested by QA to only marginally increase power, and to demonstrably
increase throughput in games. No latency measurements yet.
v3: Cater for front-buffer rendering with manual throttling.
v4: Tidy up.
v5: Sadly the compositor needs frequent boosts as it may never idle, but
due to its picking mechanism (using ReadPixels) may require frequent
waits. Those waits, along with the waits for the vrefresh swap, conspire
to keep the GPU at low frequencies despite the interactive latency. To
overcome this we ditch the one-boost-per-active-period and just ratelimit
the number of wait-boosts each client can receive.
Reported-and-tested-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=68716
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Kenneth Graunke <kenneth@whitecape.org>
Cc: Stéphane Marchesin <stephane.marchesin@gmail.com>
Cc: Owen Taylor <otaylor@redhat.com>
Cc: "Meng, Mengmeng" <mengmeng.meng@intel.com>
Cc: "Zhuang, Lena" <lena.zhuang@intel.com>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
[danvet: No extern for function prototypes in headers.]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-09-25 16:34:56 +00:00
|
|
|
struct delayed_work idle_work;
|
2008-07-30 19:06:12 +00:00
|
|
|
} mm;
|
2012-06-04 21:42:43 +00:00
|
|
|
struct idr context_idr;
|
2013-06-12 09:35:28 +00:00
|
|
|
|
|
|
|
struct i915_ctx_hang_stats hang_stats;
|
drm/i915: Boost RPS frequency for CPU stalls
If we encounter a situation where the CPU blocks waiting for results
from the GPU, give the GPU a kick to boost its the frequency.
This should work to reduce user interface stalls and to quickly promote
mesa to high frequencies - but the cost is that our requested frequency
stalls high (as we do not idle for long enough before rc6 to start
reducing frequencies, nor are we aggressive at down clocking an
underused GPU). However, this should be mitigated by rc6 itself powering
off the GPU when idle, and that energy use is dependent upon the workload
of the GPU in addition to its frequency (e.g. the math or sampler
functions only consume power when used). Still, this is likely to
adversely affect light workloads.
In particular, this nearly eliminates the highly noticeable wake-up lag
in animations from idle. For example, expose or workspace transitions.
(However, given the situation where we fail to downclock, our requested
frequency is almost always the maximum, except for Baytrail where we
manually downclock upon idling. This often masks the latency of
upclocking after being idle, so animations are typically smooth - at the
cost of increased power consumption.)
Stéphane raised the concern that this will punish good applications and
reward bad applications - but due to the nature of how mesa performs its
client throttling, I believe all mesa applications will be roughly
equally affected. To address this concern, and to prevent applications
like compositors from permanently boosting the RPS state, we ratelimit the
frequency of the wait-boosts each client recieves.
Unfortunately, this techinique is ineffective with Ironlake - which also
has dynamic render power states and suffers just as dramatically. For
Ironlake, the thermal/power headroom is shared with the CPU through
Intelligent Power Sharing and the intel-ips module. This leaves us with
no GPU boost frequencies available when coming out of idle, and due to
hardware limitations we cannot change the arbitration between the CPU and
GPU quickly enough to be effective.
v2: Limit each client to receiving a single boost for each active period.
Tested by QA to only marginally increase power, and to demonstrably
increase throughput in games. No latency measurements yet.
v3: Cater for front-buffer rendering with manual throttling.
v4: Tidy up.
v5: Sadly the compositor needs frequent boosts as it may never idle, but
due to its picking mechanism (using ReadPixels) may require frequent
waits. Those waits, along with the waits for the vrefresh swap, conspire
to keep the GPU at low frequencies despite the interactive latency. To
overcome this we ditch the one-boost-per-active-period and just ratelimit
the number of wait-boosts each client can receive.
Reported-and-tested-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=68716
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Kenneth Graunke <kenneth@whitecape.org>
Cc: Stéphane Marchesin <stephane.marchesin@gmail.com>
Cc: Owen Taylor <otaylor@redhat.com>
Cc: "Meng, Mengmeng" <mengmeng.meng@intel.com>
Cc: "Zhuang, Lena" <lena.zhuang@intel.com>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
[danvet: No extern for function prototypes in headers.]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-09-25 16:34:56 +00:00
|
|
|
atomic_t rps_wait_boost;
|
2008-07-30 19:06:12 +00:00
|
|
|
};
|
|
|
|
|
2013-08-01 17:39:55 +00:00
|
|
|
#define INTEL_INFO(dev) (to_i915(dev)->info)
|
2010-11-09 09:17:32 +00:00
|
|
|
|
2013-10-04 11:53:40 +00:00
|
|
|
#define IS_I830(dev) ((dev)->pdev->device == 0x3577)
|
|
|
|
#define IS_845G(dev) ((dev)->pdev->device == 0x2562)
|
2010-11-09 09:17:32 +00:00
|
|
|
#define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x)
|
2013-10-04 11:53:40 +00:00
|
|
|
#define IS_I865G(dev) ((dev)->pdev->device == 0x2572)
|
2010-11-09 09:17:32 +00:00
|
|
|
#define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g)
|
2013-10-04 11:53:40 +00:00
|
|
|
#define IS_I915GM(dev) ((dev)->pdev->device == 0x2592)
|
|
|
|
#define IS_I945G(dev) ((dev)->pdev->device == 0x2772)
|
2010-11-09 09:17:32 +00:00
|
|
|
#define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm)
|
|
|
|
#define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater)
|
|
|
|
#define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline)
|
2013-10-04 11:53:40 +00:00
|
|
|
#define IS_GM45(dev) ((dev)->pdev->device == 0x2A42)
|
2010-11-09 09:17:32 +00:00
|
|
|
#define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x)
|
2013-10-04 11:53:40 +00:00
|
|
|
#define IS_PINEVIEW_G(dev) ((dev)->pdev->device == 0xa001)
|
|
|
|
#define IS_PINEVIEW_M(dev) ((dev)->pdev->device == 0xa011)
|
2010-11-09 09:17:32 +00:00
|
|
|
#define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview)
|
|
|
|
#define IS_G33(dev) (INTEL_INFO(dev)->is_g33)
|
2013-10-04 11:53:40 +00:00
|
|
|
#define IS_IRONLAKE_M(dev) ((dev)->pdev->device == 0x0046)
|
2011-04-28 21:33:09 +00:00
|
|
|
#define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge)
|
2013-10-04 11:53:40 +00:00
|
|
|
#define IS_IVB_GT1(dev) ((dev)->pdev->device == 0x0156 || \
|
|
|
|
(dev)->pdev->device == 0x0152 || \
|
|
|
|
(dev)->pdev->device == 0x015a)
|
|
|
|
#define IS_SNB_GT1(dev) ((dev)->pdev->device == 0x0102 || \
|
|
|
|
(dev)->pdev->device == 0x0106 || \
|
|
|
|
(dev)->pdev->device == 0x010A)
|
2012-03-28 20:39:21 +00:00
|
|
|
#define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview)
|
2012-03-29 15:32:18 +00:00
|
|
|
#define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell)
|
2010-11-09 09:17:32 +00:00
|
|
|
#define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile)
|
2013-08-12 17:34:08 +00:00
|
|
|
#define IS_HSW_EARLY_SDV(dev) (IS_HASWELL(dev) && \
|
2013-10-04 11:53:40 +00:00
|
|
|
((dev)->pdev->device & 0xFF00) == 0x0C00)
|
2012-11-20 15:27:43 +00:00
|
|
|
#define IS_ULT(dev) (IS_HASWELL(dev) && \
|
2013-10-04 11:53:40 +00:00
|
|
|
((dev)->pdev->device & 0xFF00) == 0x0A00)
|
2013-08-28 19:45:46 +00:00
|
|
|
#define IS_HSW_GT3(dev) (IS_HASWELL(dev) && \
|
2013-10-04 11:53:40 +00:00
|
|
|
((dev)->pdev->device & 0x00F0) == 0x0020)
|
2013-08-23 23:00:07 +00:00
|
|
|
#define IS_PRELIMINARY_HW(intel_info) ((intel_info)->is_preliminary)
|
2010-11-09 09:17:32 +00:00
|
|
|
|
2011-04-06 19:11:14 +00:00
|
|
|
/*
|
|
|
|
* The genX designation typically refers to the render engine, so render
|
|
|
|
* capability related checks should use IS_GEN, while display and other checks
|
|
|
|
* have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular
|
|
|
|
* chips, etc.).
|
|
|
|
*/
|
2010-11-09 09:17:32 +00:00
|
|
|
#define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2)
|
|
|
|
#define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3)
|
|
|
|
#define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4)
|
|
|
|
#define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5)
|
|
|
|
#define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6)
|
2011-04-06 19:11:14 +00:00
|
|
|
#define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7)
|
2010-11-09 09:17:32 +00:00
|
|
|
|
2013-10-15 17:02:57 +00:00
|
|
|
#define RENDER_RING (1<<RCS)
|
|
|
|
#define BSD_RING (1<<VCS)
|
|
|
|
#define BLT_RING (1<<BCS)
|
|
|
|
#define VEBOX_RING (1<<VECS)
|
|
|
|
#define HAS_BSD(dev) (INTEL_INFO(dev)->ring_mask & BSD_RING)
|
|
|
|
#define HAS_BLT(dev) (INTEL_INFO(dev)->ring_mask & BLT_RING)
|
|
|
|
#define HAS_VEBOX(dev) (INTEL_INFO(dev)->ring_mask & VEBOX_RING)
|
2012-01-17 16:43:53 +00:00
|
|
|
#define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc)
|
2013-08-08 13:41:10 +00:00
|
|
|
#define HAS_WT(dev) (IS_HASWELL(dev) && to_i915(dev)->ellc_size)
|
2010-11-09 09:17:32 +00:00
|
|
|
#define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws)
|
|
|
|
|
drm/i915: preliminary context support
Very basic code for context setup/destruction in the driver.
Adds the file i915_gem_context.c This file implements HW context
support. On gen5+ a HW context consists of an opaque GPU object which is
referenced at times of context saves and restores. With RC6 enabled,
the context is also referenced as the GPU enters and exists from RC6
(GPU has it's own internal power context, except on gen5). Though
something like a context does exist for the media ring, the code only
supports contexts for the render ring.
In software, there is a distinction between contexts created by the
user, and the default HW context. The default HW context is used by GPU
clients that do not request setup of their own hardware context. The
default context's state is never restored to help prevent programming
errors. This would happen if a client ran and piggy-backed off another
clients GPU state. The default context only exists to give the GPU some
offset to load as the current to invoke a save of the context we
actually care about. In fact, the code could likely be constructed,
albeit in a more complicated fashion, to never use the default context,
though that limits the driver's ability to swap out, and/or destroy
other contexts.
All other contexts are created as a request by the GPU client. These
contexts store GPU state, and thus allow GPU clients to not re-emit
state (and potentially query certain state) at any time. The kernel
driver makes certain that the appropriate commands are inserted.
There are 4 entry points into the contexts, init, fini, open, close.
The names are self-explanatory except that init can be called during
reset, and also during pm thaw/resume. As we expect our context to be
preserved across these events, we do not reinitialize in this case.
As Adam Jackson pointed out, The cutoff of 1MB where a HW context is
considered too big is arbitrary. The reason for this is even though
context sizes are increasing with every generation, they have yet to
eclipse even 32k. If we somehow read back way more than that, it
probably means BIOS has done something strange, or we're running on a
platform that wasn't designed for this.
v2: rename load/unload to init/fini (daniel)
remove ILK support for get_size() (indirectly daniel)
add HAS_HW_CONTEXTS macro to clarify supported platforms (daniel)
added comments (Ben)
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
2012-06-04 21:42:42 +00:00
|
|
|
#define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6)
|
2012-06-15 18:55:23 +00:00
|
|
|
#define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >=6 && !IS_VALLEYVIEW(dev))
|
2012-02-09 16:15:46 +00:00
|
|
|
|
2010-11-08 19:18:58 +00:00
|
|
|
#define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay)
|
2010-11-09 09:17:32 +00:00
|
|
|
#define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical)
|
|
|
|
|
2012-12-17 15:21:27 +00:00
|
|
|
/* Early gen2 have a totally busted CS tlb and require pinned batches. */
|
|
|
|
#define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev))
|
|
|
|
|
2010-11-09 09:17:32 +00:00
|
|
|
/* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
|
|
|
|
* rows, which changed the alignment requirements and fence programming.
|
|
|
|
*/
|
|
|
|
#define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \
|
|
|
|
IS_I915GM(dev)))
|
|
|
|
#define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev))
|
|
|
|
#define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev))
|
|
|
|
#define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev))
|
|
|
|
#define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv)
|
|
|
|
#define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug)
|
|
|
|
|
|
|
|
#define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2)
|
|
|
|
#define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr)
|
|
|
|
#define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc)
|
|
|
|
|
2013-06-24 17:29:34 +00:00
|
|
|
#define HAS_IPS(dev) (IS_ULT(dev))
|
|
|
|
|
2013-04-22 17:40:39 +00:00
|
|
|
#define HAS_DDI(dev) (INTEL_INFO(dev)->has_ddi)
|
2013-03-06 23:03:18 +00:00
|
|
|
#define HAS_POWER_WELL(dev) (IS_HASWELL(dev))
|
2013-04-22 17:40:41 +00:00
|
|
|
#define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg)
|
2013-09-20 16:35:30 +00:00
|
|
|
#define HAS_PSR(dev) (IS_HASWELL(dev))
|
2012-11-23 17:30:39 +00:00
|
|
|
|
2012-11-20 17:12:07 +00:00
|
|
|
#define INTEL_PCH_DEVICE_ID_MASK 0xff00
|
|
|
|
#define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00
|
|
|
|
#define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00
|
|
|
|
#define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00
|
|
|
|
#define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00
|
|
|
|
#define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00
|
|
|
|
|
2013-08-01 17:39:55 +00:00
|
|
|
#define INTEL_PCH_TYPE(dev) (to_i915(dev)->pch_type)
|
2012-03-29 15:32:20 +00:00
|
|
|
#define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT)
|
2010-11-09 09:17:32 +00:00
|
|
|
#define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT)
|
|
|
|
#define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX)
|
2013-04-05 20:12:40 +00:00
|
|
|
#define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP)
|
2012-07-03 18:57:32 +00:00
|
|
|
#define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE)
|
2010-11-09 09:17:32 +00:00
|
|
|
|
2013-09-19 18:01:40 +00:00
|
|
|
/* DPF == dynamic parity feature */
|
|
|
|
#define HAS_L3_DPF(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
|
|
|
|
#define NUM_L3_SLICES(dev) (IS_HSW_GT3(dev) ? 2 : HAS_L3_DPF(dev))
|
2012-07-25 03:47:31 +00:00
|
|
|
|
2012-09-08 02:43:39 +00:00
|
|
|
#define GT_FREQUENCY_MULTIPLIER 50
|
|
|
|
|
2010-11-08 19:18:58 +00:00
|
|
|
#include "i915_trace.h"
|
|
|
|
|
2013-08-02 17:27:49 +00:00
|
|
|
extern const struct drm_ioctl_desc i915_ioctls[];
|
2005-09-30 08:37:36 +00:00
|
|
|
extern int i915_max_ioctl;
|
2011-07-13 21:38:17 +00:00
|
|
|
extern unsigned int i915_fbpercrtc __always_unused;
|
|
|
|
extern int i915_panel_ignore_lid __read_mostly;
|
|
|
|
extern unsigned int i915_powersave __read_mostly;
|
2011-12-10 01:16:37 +00:00
|
|
|
extern int i915_semaphores __read_mostly;
|
2011-07-13 21:38:17 +00:00
|
|
|
extern unsigned int i915_lvds_downclock __read_mostly;
|
2012-03-20 12:07:06 +00:00
|
|
|
extern int i915_lvds_channel_mode __read_mostly;
|
2011-11-09 17:57:50 +00:00
|
|
|
extern int i915_panel_use_ssc __read_mostly;
|
2011-07-13 21:38:17 +00:00
|
|
|
extern int i915_vbt_sdvo_panel_type __read_mostly;
|
2011-11-17 06:24:52 +00:00
|
|
|
extern int i915_enable_rc6 __read_mostly;
|
2011-11-09 17:57:50 +00:00
|
|
|
extern int i915_enable_fbc __read_mostly;
|
2011-07-13 21:38:17 +00:00
|
|
|
extern bool i915_enable_hangcheck __read_mostly;
|
2012-04-02 08:08:35 +00:00
|
|
|
extern int i915_enable_ppgtt __read_mostly;
|
2013-07-11 21:45:02 +00:00
|
|
|
extern int i915_enable_psr __read_mostly;
|
2012-10-15 20:16:23 +00:00
|
|
|
extern unsigned int i915_preliminary_hw_support __read_mostly;
|
2013-03-22 17:07:23 +00:00
|
|
|
extern int i915_disable_power_well __read_mostly;
|
2013-05-31 19:33:23 +00:00
|
|
|
extern int i915_enable_ips __read_mostly;
|
2013-06-25 22:38:15 +00:00
|
|
|
extern bool i915_fastboot __read_mostly;
|
2013-08-19 16:18:09 +00:00
|
|
|
extern int i915_enable_pc8 __read_mostly;
|
2013-08-19 16:18:11 +00:00
|
|
|
extern int i915_pc8_timeout __read_mostly;
|
2013-07-19 05:51:24 +00:00
|
|
|
extern bool i915_prefault_disable __read_mostly;
|
2005-09-30 08:37:36 +00:00
|
|
|
|
2010-02-01 05:38:10 +00:00
|
|
|
extern int i915_suspend(struct drm_device *dev, pm_message_t state);
|
|
|
|
extern int i915_resume(struct drm_device *dev);
|
2008-11-28 04:22:24 +00:00
|
|
|
extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
|
|
|
|
extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* i915_dma.c */
|
2012-04-26 21:28:09 +00:00
|
|
|
void i915_update_dri1_breadcrumb(struct drm_device *dev);
|
2007-07-11 05:53:27 +00:00
|
|
|
extern void i915_kernel_lost_context(struct drm_device * dev);
|
2005-11-10 11:16:34 +00:00
|
|
|
extern int i915_driver_load(struct drm_device *, unsigned long flags);
|
2007-11-22 04:14:14 +00:00
|
|
|
extern int i915_driver_unload(struct drm_device *);
|
2008-07-30 19:06:12 +00:00
|
|
|
extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
|
2007-07-11 05:53:27 +00:00
|
|
|
extern void i915_driver_lastclose(struct drm_device * dev);
|
2007-08-25 10:23:09 +00:00
|
|
|
extern void i915_driver_preclose(struct drm_device *dev,
|
|
|
|
struct drm_file *file_priv);
|
2008-07-30 19:06:12 +00:00
|
|
|
extern void i915_driver_postclose(struct drm_device *dev,
|
|
|
|
struct drm_file *file_priv);
|
2007-07-11 05:53:27 +00:00
|
|
|
extern int i915_driver_device_is_agp(struct drm_device * dev);
|
2012-04-16 21:07:40 +00:00
|
|
|
#ifdef CONFIG_COMPAT
|
2006-01-02 09:14:23 +00:00
|
|
|
extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
|
|
|
|
unsigned long arg);
|
2012-04-16 21:07:40 +00:00
|
|
|
#endif
|
2008-07-30 19:06:12 +00:00
|
|
|
extern int i915_emit_box(struct drm_device *dev,
|
2010-11-30 14:10:25 +00:00
|
|
|
struct drm_clip_rect *box,
|
|
|
|
int DR1, int DR4);
|
2012-06-04 21:42:56 +00:00
|
|
|
extern int intel_gpu_reset(struct drm_device *dev);
|
2012-04-27 13:17:44 +00:00
|
|
|
extern int i915_reset(struct drm_device *dev);
|
2010-05-20 21:28:11 +00:00
|
|
|
extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv);
|
|
|
|
extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv);
|
|
|
|
extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv);
|
|
|
|
extern void i915_update_gfx_val(struct drm_i915_private *dev_priv);
|
|
|
|
|
2012-11-02 18:13:59 +00:00
|
|
|
extern void intel_console_resume(struct work_struct *work);
|
2008-05-07 02:15:39 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* i915_irq.c */
|
2013-07-03 14:22:08 +00:00
|
|
|
void i915_queue_hangcheck(struct drm_device *dev);
|
2010-11-11 01:16:58 +00:00
|
|
|
void i915_handle_error(struct drm_device *dev, bool wedged);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2011-06-28 20:00:41 +00:00
|
|
|
extern void intel_irq_init(struct drm_device *dev);
|
2013-07-30 23:27:57 +00:00
|
|
|
extern void intel_pm_init(struct drm_device *dev);
|
2012-12-11 13:05:07 +00:00
|
|
|
extern void intel_hpd_init(struct drm_device *dev);
|
2013-07-19 19:36:52 +00:00
|
|
|
extern void intel_pm_init(struct drm_device *dev);
|
|
|
|
|
|
|
|
extern void intel_uncore_sanitize(struct drm_device *dev);
|
|
|
|
extern void intel_uncore_early_sanitize(struct drm_device *dev);
|
|
|
|
extern void intel_uncore_init(struct drm_device *dev);
|
|
|
|
extern void intel_uncore_clear_errors(struct drm_device *dev);
|
|
|
|
extern void intel_uncore_check_errors(struct drm_device *dev);
|
2013-08-26 12:46:09 +00:00
|
|
|
extern void intel_uncore_fini(struct drm_device *dev);
|
2011-04-06 19:13:38 +00:00
|
|
|
|
2008-11-04 10:03:27 +00:00
|
|
|
void
|
2013-10-21 16:04:35 +00:00
|
|
|
i915_enable_pipestat(drm_i915_private_t *dev_priv, enum pipe pipe, u32 mask);
|
2008-11-04 10:03:27 +00:00
|
|
|
|
|
|
|
void
|
2013-10-21 16:04:35 +00:00
|
|
|
i915_disable_pipestat(drm_i915_private_t *dev_priv, enum pipe pipe, u32 mask);
|
2008-11-04 10:03:27 +00:00
|
|
|
|
2008-07-30 19:06:12 +00:00
|
|
|
/* i915_gem.c */
|
|
|
|
int i915_gem_init_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_create_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-11-12 18:03:55 +00:00
|
|
|
int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-07-30 19:06:12 +00:00
|
|
|
int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_execbuffer(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2009-12-18 03:05:42 +00:00
|
|
|
int i915_gem_execbuffer2(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-07-30 19:06:12 +00:00
|
|
|
int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2012-09-22 00:01:20 +00:00
|
|
|
int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file);
|
|
|
|
int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file);
|
2008-07-30 19:06:12 +00:00
|
|
|
int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2009-09-14 15:50:29 +00:00
|
|
|
int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-07-30 19:06:12 +00:00
|
|
|
int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_set_tiling(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_get_tiling(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-10-23 04:40:13 +00:00
|
|
|
int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2012-05-24 22:03:10 +00:00
|
|
|
int i915_gem_wait_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-07-30 19:06:12 +00:00
|
|
|
void i915_gem_load(struct drm_device *dev);
|
2012-11-15 11:32:30 +00:00
|
|
|
void *i915_gem_object_alloc(struct drm_device *dev);
|
|
|
|
void i915_gem_object_free(struct drm_i915_gem_object *obj);
|
2012-06-07 14:38:42 +00:00
|
|
|
void i915_gem_object_init(struct drm_i915_gem_object *obj,
|
|
|
|
const struct drm_i915_gem_object_ops *ops);
|
2010-11-08 19:18:58 +00:00
|
|
|
struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev,
|
|
|
|
size_t size);
|
2008-07-30 19:06:12 +00:00
|
|
|
void i915_gem_free_object(struct drm_gem_object *obj);
|
2013-07-17 19:19:03 +00:00
|
|
|
void i915_gem_vma_destroy(struct i915_vma *vma);
|
2012-11-15 11:32:30 +00:00
|
|
|
|
2010-11-23 15:26:33 +00:00
|
|
|
int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj,
|
2013-07-31 23:59:58 +00:00
|
|
|
struct i915_address_space *vm,
|
2010-11-23 15:26:33 +00:00
|
|
|
uint32_t alignment,
|
2012-08-11 14:41:04 +00:00
|
|
|
bool map_and_fenceable,
|
|
|
|
bool nonblocking);
|
2010-11-08 19:18:58 +00:00
|
|
|
void i915_gem_object_unpin(struct drm_i915_gem_object *obj);
|
drm/i915: plumb VM into bind/unbind code
As alluded to in several patches, and it will be reiterated later... A
VMA is an abstraction for a GEM BO bound into an address space.
Therefore it stands to reason, that the existing bind, and unbind are
the ones which will be the most impacted. This patch implements this,
and updates all callers which weren't already updated in the series
(because it was too messy).
This patch represents the bulk of an earlier, larger patch. I've pulled
out a bunch of things by the request of Daniel. The history is preserved
for posterity with the email convention of ">" One big change from the
original patch aside from a bunch of cropping is I've created an
i915_vma_unbind() function. That is because we always have the VMA
anyway, and doing an extra lookup is useful. There is a caveat, we
retain an i915_gem_object_ggtt_unbind, for the global cases which might
not talk in VMAs.
> drm/i915: plumb VM into object operations
>
> This patch was formerly known as:
> "drm/i915: Create VMAs (part 3) - plumbing"
>
> This patch adds a VM argument, bind/unbind, and the object
> offset/size/color getters/setters. It preserves the old ggtt helper
> functions because things still need, and will continue to need them.
>
> Some code will still need to be ported over after this.
>
> v2: Fix purge to pick an object and unbind all vmas
> This was doable because of the global bound list change.
>
> v3: With the commit to actually pin/unpin pages in place, there is no
> longer a need to check if unbind succeeded before calling put_pages().
> Make put_pages only BUG() after checking pin count.
>
> v4: Rebased on top of the new hangcheck work by Mika
> plumbed eb_destroy also
> Many checkpatch related fixes
>
> v5: Very large rebase
>
> v6:
> Change BUG_ON to WARN_ON (Daniel)
> Rename vm to ggtt in preallocate stolen, since it is always ggtt when
> dealing with stolen memory. (Daniel)
> list_for_each will short-circuit already (Daniel)
> remove superflous space (Daniel)
> Use per object list of vmas (Daniel)
> Make obj_bound_any() use obj_bound for each vm (Ben)
> s/bind_to_gtt/bind_to_vm/ (Ben)
>
> Fixed up the inactive shrinker. As Daniel noticed the code could
> potentially count the same object multiple times. While it's not
> possible in the current case, since 1 object can only ever be bound into
> 1 address space thus far - we may as well try to get something more
> future proof in place now. With a prep patch before this to switch over
> to using the bound list + inactive check, we're now able to carry that
> forward for every address space an object is bound into.
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
[danvet: Rebase on top of the loss of "drm/i915: Cleanup more of VMA
in destroy".]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-08-01 00:00:10 +00:00
|
|
|
int __must_check i915_vma_unbind(struct i915_vma *vma);
|
|
|
|
int __must_check i915_gem_object_ggtt_unbind(struct drm_i915_gem_object *obj);
|
2013-01-15 12:39:35 +00:00
|
|
|
int i915_gem_object_put_pages(struct drm_i915_gem_object *obj);
|
2010-11-08 19:18:58 +00:00
|
|
|
void i915_gem_release_mmap(struct drm_i915_gem_object *obj);
|
2008-07-30 19:06:12 +00:00
|
|
|
void i915_gem_lastclose(struct drm_device *dev);
|
2010-09-24 15:02:42 +00:00
|
|
|
|
2012-06-07 14:38:42 +00:00
|
|
|
int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj);
|
2012-06-01 14:20:22 +00:00
|
|
|
static inline struct page *i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n)
|
|
|
|
{
|
2013-02-18 17:28:02 +00:00
|
|
|
struct sg_page_iter sg_iter;
|
|
|
|
|
|
|
|
for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, n)
|
2013-03-26 13:14:18 +00:00
|
|
|
return sg_page_iter_page(&sg_iter);
|
2013-02-18 17:28:02 +00:00
|
|
|
|
|
|
|
return NULL;
|
2012-06-01 14:20:22 +00:00
|
|
|
}
|
2012-09-04 20:02:54 +00:00
|
|
|
static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
BUG_ON(obj->pages == NULL);
|
|
|
|
obj->pages_pin_count++;
|
|
|
|
}
|
|
|
|
static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
BUG_ON(obj->pages_pin_count == 0);
|
|
|
|
obj->pages_pin_count--;
|
|
|
|
}
|
|
|
|
|
2010-11-25 18:00:26 +00:00
|
|
|
int __must_check i915_mutex_lock_interruptible(struct drm_device *dev);
|
2012-04-05 21:47:36 +00:00
|
|
|
int i915_gem_object_sync(struct drm_i915_gem_object *obj,
|
|
|
|
struct intel_ring_buffer *to);
|
2013-09-24 16:57:58 +00:00
|
|
|
void i915_vma_move_to_active(struct i915_vma *vma,
|
|
|
|
struct intel_ring_buffer *ring);
|
2011-02-07 02:16:14 +00:00
|
|
|
int i915_gem_dumb_create(struct drm_file *file_priv,
|
|
|
|
struct drm_device *dev,
|
|
|
|
struct drm_mode_create_dumb *args);
|
|
|
|
int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev,
|
|
|
|
uint32_t handle, uint64_t *offset);
|
2010-09-24 15:02:42 +00:00
|
|
|
/**
|
|
|
|
* Returns true if seq1 is later than seq2.
|
|
|
|
*/
|
|
|
|
static inline bool
|
|
|
|
i915_seqno_passed(uint32_t seq1, uint32_t seq2)
|
|
|
|
{
|
|
|
|
return (int32_t)(seq1 - seq2) >= 0;
|
|
|
|
}
|
|
|
|
|
2012-12-19 09:13:08 +00:00
|
|
|
int __must_check i915_gem_get_seqno(struct drm_device *dev, u32 *seqno);
|
|
|
|
int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno);
|
2012-04-17 14:31:24 +00:00
|
|
|
int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj);
|
2010-11-10 16:40:20 +00:00
|
|
|
int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj);
|
2010-11-23 15:26:33 +00:00
|
|
|
|
2012-03-22 15:10:00 +00:00
|
|
|
static inline bool
|
2011-12-14 12:57:08 +00:00
|
|
|
i915_gem_object_pin_fence(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
if (obj->fence_reg != I915_FENCE_REG_NONE) {
|
|
|
|
struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
|
|
|
|
dev_priv->fence_regs[obj->fence_reg].pin_count++;
|
2012-03-22 15:10:00 +00:00
|
|
|
return true;
|
|
|
|
} else
|
|
|
|
return false;
|
2011-12-14 12:57:08 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
if (obj->fence_reg != I915_FENCE_REG_NONE) {
|
|
|
|
struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
|
2013-06-12 10:29:47 +00:00
|
|
|
WARN_ON(dev_priv->fence_regs[obj->fence_reg].pin_count <= 0);
|
2011-12-14 12:57:08 +00:00
|
|
|
dev_priv->fence_regs[obj->fence_reg].pin_count--;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
drm/i915: Boost RPS frequency for CPU stalls
If we encounter a situation where the CPU blocks waiting for results
from the GPU, give the GPU a kick to boost its the frequency.
This should work to reduce user interface stalls and to quickly promote
mesa to high frequencies - but the cost is that our requested frequency
stalls high (as we do not idle for long enough before rc6 to start
reducing frequencies, nor are we aggressive at down clocking an
underused GPU). However, this should be mitigated by rc6 itself powering
off the GPU when idle, and that energy use is dependent upon the workload
of the GPU in addition to its frequency (e.g. the math or sampler
functions only consume power when used). Still, this is likely to
adversely affect light workloads.
In particular, this nearly eliminates the highly noticeable wake-up lag
in animations from idle. For example, expose or workspace transitions.
(However, given the situation where we fail to downclock, our requested
frequency is almost always the maximum, except for Baytrail where we
manually downclock upon idling. This often masks the latency of
upclocking after being idle, so animations are typically smooth - at the
cost of increased power consumption.)
Stéphane raised the concern that this will punish good applications and
reward bad applications - but due to the nature of how mesa performs its
client throttling, I believe all mesa applications will be roughly
equally affected. To address this concern, and to prevent applications
like compositors from permanently boosting the RPS state, we ratelimit the
frequency of the wait-boosts each client recieves.
Unfortunately, this techinique is ineffective with Ironlake - which also
has dynamic render power states and suffers just as dramatically. For
Ironlake, the thermal/power headroom is shared with the CPU through
Intelligent Power Sharing and the intel-ips module. This leaves us with
no GPU boost frequencies available when coming out of idle, and due to
hardware limitations we cannot change the arbitration between the CPU and
GPU quickly enough to be effective.
v2: Limit each client to receiving a single boost for each active period.
Tested by QA to only marginally increase power, and to demonstrably
increase throughput in games. No latency measurements yet.
v3: Cater for front-buffer rendering with manual throttling.
v4: Tidy up.
v5: Sadly the compositor needs frequent boosts as it may never idle, but
due to its picking mechanism (using ReadPixels) may require frequent
waits. Those waits, along with the waits for the vrefresh swap, conspire
to keep the GPU at low frequencies despite the interactive latency. To
overcome this we ditch the one-boost-per-active-period and just ratelimit
the number of wait-boosts each client can receive.
Reported-and-tested-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=68716
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Kenneth Graunke <kenneth@whitecape.org>
Cc: Stéphane Marchesin <stephane.marchesin@gmail.com>
Cc: Owen Taylor <otaylor@redhat.com>
Cc: "Meng, Mengmeng" <mengmeng.meng@intel.com>
Cc: "Zhuang, Lena" <lena.zhuang@intel.com>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
[danvet: No extern for function prototypes in headers.]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-09-25 16:34:56 +00:00
|
|
|
bool i915_gem_retire_requests(struct drm_device *dev);
|
2012-02-15 11:25:36 +00:00
|
|
|
void i915_gem_retire_requests_ring(struct intel_ring_buffer *ring);
|
2012-11-14 16:14:05 +00:00
|
|
|
int __must_check i915_gem_check_wedge(struct i915_gpu_error *error,
|
drm/i915: non-interruptible sleeps can't handle -EAGAIN
So don't return -EAGAIN, even in the case of a gpu hang. Remap it to
-EIO instead. Note that this isn't really an issue with
interruptability, but more that we have quite a few codepaths (mostly
around kms stuff) that simply can't handle any errors and hence not
even -EAGAIN. Instead of adding proper failure paths so that we could
restart these ioctls we've opted for the cheap way out of sleeping
non-interruptibly. Which works everywhere but when the gpu dies,
which this patch fixes.
So essentially interruptible == false means 'wait for the gpu or die
trying'.'
This patch is a bit ugly because intel_ring_begin is all non-interruptible
and hence only returns -EIO. But as the comment in there says,
auditing all the callsites would be a pain.
To avoid duplicating code, reuse i915_gem_check_wedge in __wait_seqno
and intel_wait_ring_buffer. Also use the opportunity to clarify the
different cases in i915_gem_check_wedge a bit with comments.
v2: Don't access dev_priv->mm.interruptible from check_wedge - we
might not hold dev->struct_mutex, making this racy. Instead pass
interruptible in as a parameter. I've noticed this because I've hit a
BUG_ON(!mutex_is_locked) at the top of check_wedge. This has been
added in
commit b4aca0106c466b5a0329318203f65bac2d91b682
Author: Ben Widawsky <ben@bwidawsk.net>
Date: Wed Apr 25 20:50:12 2012 -0700
drm/i915: extract some common olr+wedge code
although that commit is missing any justification for this. I guess
it's just copy&paste, because the same commit add the same BUG_ON
check to check_olr, where it indeed makes sense.
But in check_wedge everything we access is protected by other means,
so this is superflous. And because it now gets in the way (we add a
new caller in __wait_seqno, which can be called without
dev->struct_mutext) let's just remove it.
v3: Group all the i915_gem_check_wedge refactoring into this patch, so
that this patch here is all about not returning -EAGAIN to callsites
that can't handle syscall restarting.
v4: Add clarification what interuptible == fales means in our code,
requested by Ben Widawsky.
v5: Fix EAGAIN mispell noticed by Chris Wilson.
Reviewed-by: Ben Widawsky <ben@bwidawsk.net>
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
Tested-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-Off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-07-04 20:54:13 +00:00
|
|
|
bool interruptible);
|
2012-11-15 16:17:22 +00:00
|
|
|
static inline bool i915_reset_in_progress(struct i915_gpu_error *error)
|
|
|
|
{
|
|
|
|
return unlikely(atomic_read(&error->reset_counter)
|
|
|
|
& I915_RESET_IN_PROGRESS_FLAG);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool i915_terminally_wedged(struct i915_gpu_error *error)
|
|
|
|
{
|
|
|
|
return atomic_read(&error->reset_counter) == I915_WEDGED;
|
|
|
|
}
|
2012-02-15 11:25:36 +00:00
|
|
|
|
2010-09-30 15:53:18 +00:00
|
|
|
void i915_gem_reset(struct drm_device *dev);
|
2013-08-08 13:41:09 +00:00
|
|
|
bool i915_gem_clflush_object(struct drm_i915_gem_object *obj, bool force);
|
2011-04-13 21:04:09 +00:00
|
|
|
int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj);
|
2012-04-24 14:47:41 +00:00
|
|
|
int __must_check i915_gem_init(struct drm_device *dev);
|
2012-02-02 08:58:12 +00:00
|
|
|
int __must_check i915_gem_init_hw(struct drm_device *dev);
|
2013-09-18 04:12:44 +00:00
|
|
|
int i915_gem_l3_remap(struct intel_ring_buffer *ring, int slice);
|
2012-02-02 08:58:12 +00:00
|
|
|
void i915_gem_init_swizzling(struct drm_device *dev);
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-07 22:24:08 +00:00
|
|
|
void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
|
2012-04-26 23:02:58 +00:00
|
|
|
int __must_check i915_gpu_idle(struct drm_device *dev);
|
2013-10-16 10:50:01 +00:00
|
|
|
int __must_check i915_gem_suspend(struct drm_device *dev);
|
2013-06-12 09:35:30 +00:00
|
|
|
int __i915_add_request(struct intel_ring_buffer *ring,
|
|
|
|
struct drm_file *file,
|
2013-06-12 12:01:39 +00:00
|
|
|
struct drm_i915_gem_object *batch_obj,
|
2013-06-12 09:35:30 +00:00
|
|
|
u32 *seqno);
|
|
|
|
#define i915_add_request(ring, seqno) \
|
2013-06-18 07:29:58 +00:00
|
|
|
__i915_add_request(ring, NULL, NULL, seqno)
|
2012-05-24 22:03:11 +00:00
|
|
|
int __must_check i915_wait_seqno(struct intel_ring_buffer *ring,
|
|
|
|
uint32_t seqno);
|
2008-11-12 18:03:55 +00:00
|
|
|
int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
|
2010-11-23 15:26:33 +00:00
|
|
|
int __must_check
|
|
|
|
i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj,
|
|
|
|
bool write);
|
|
|
|
int __must_check
|
2012-03-26 08:10:27 +00:00
|
|
|
i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write);
|
|
|
|
int __must_check
|
2011-04-14 08:41:17 +00:00
|
|
|
i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj,
|
|
|
|
u32 alignment,
|
2010-11-23 15:26:33 +00:00
|
|
|
struct intel_ring_buffer *pipelined);
|
2013-08-09 11:25:09 +00:00
|
|
|
void i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object *obj);
|
2008-12-30 10:31:46 +00:00
|
|
|
int i915_gem_attach_phys_object(struct drm_device *dev,
|
2010-11-08 19:18:58 +00:00
|
|
|
struct drm_i915_gem_object *obj,
|
2010-08-07 10:01:39 +00:00
|
|
|
int id,
|
|
|
|
int align);
|
2008-12-30 10:31:46 +00:00
|
|
|
void i915_gem_detach_phys_object(struct drm_device *dev,
|
2010-11-08 19:18:58 +00:00
|
|
|
struct drm_i915_gem_object *obj);
|
2008-12-30 10:31:46 +00:00
|
|
|
void i915_gem_free_all_phys_object(struct drm_device *dev);
|
drm/i915: Boost RPS frequency for CPU stalls
If we encounter a situation where the CPU blocks waiting for results
from the GPU, give the GPU a kick to boost its the frequency.
This should work to reduce user interface stalls and to quickly promote
mesa to high frequencies - but the cost is that our requested frequency
stalls high (as we do not idle for long enough before rc6 to start
reducing frequencies, nor are we aggressive at down clocking an
underused GPU). However, this should be mitigated by rc6 itself powering
off the GPU when idle, and that energy use is dependent upon the workload
of the GPU in addition to its frequency (e.g. the math or sampler
functions only consume power when used). Still, this is likely to
adversely affect light workloads.
In particular, this nearly eliminates the highly noticeable wake-up lag
in animations from idle. For example, expose or workspace transitions.
(However, given the situation where we fail to downclock, our requested
frequency is almost always the maximum, except for Baytrail where we
manually downclock upon idling. This often masks the latency of
upclocking after being idle, so animations are typically smooth - at the
cost of increased power consumption.)
Stéphane raised the concern that this will punish good applications and
reward bad applications - but due to the nature of how mesa performs its
client throttling, I believe all mesa applications will be roughly
equally affected. To address this concern, and to prevent applications
like compositors from permanently boosting the RPS state, we ratelimit the
frequency of the wait-boosts each client recieves.
Unfortunately, this techinique is ineffective with Ironlake - which also
has dynamic render power states and suffers just as dramatically. For
Ironlake, the thermal/power headroom is shared with the CPU through
Intelligent Power Sharing and the intel-ips module. This leaves us with
no GPU boost frequencies available when coming out of idle, and due to
hardware limitations we cannot change the arbitration between the CPU and
GPU quickly enough to be effective.
v2: Limit each client to receiving a single boost for each active period.
Tested by QA to only marginally increase power, and to demonstrably
increase throughput in games. No latency measurements yet.
v3: Cater for front-buffer rendering with manual throttling.
v4: Tidy up.
v5: Sadly the compositor needs frequent boosts as it may never idle, but
due to its picking mechanism (using ReadPixels) may require frequent
waits. Those waits, along with the waits for the vrefresh swap, conspire
to keep the GPU at low frequencies despite the interactive latency. To
overcome this we ditch the one-boost-per-active-period and just ratelimit
the number of wait-boosts each client can receive.
Reported-and-tested-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=68716
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Kenneth Graunke <kenneth@whitecape.org>
Cc: Stéphane Marchesin <stephane.marchesin@gmail.com>
Cc: Owen Taylor <otaylor@redhat.com>
Cc: "Meng, Mengmeng" <mengmeng.meng@intel.com>
Cc: "Zhuang, Lena" <lena.zhuang@intel.com>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
[danvet: No extern for function prototypes in headers.]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-09-25 16:34:56 +00:00
|
|
|
int i915_gem_open(struct drm_device *dev, struct drm_file *file);
|
2010-11-08 19:18:58 +00:00
|
|
|
void i915_gem_release(struct drm_device *dev, struct drm_file *file);
|
2008-07-30 19:06:12 +00:00
|
|
|
|
2013-01-07 19:47:35 +00:00
|
|
|
uint32_t
|
|
|
|
i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode);
|
2011-03-07 10:42:03 +00:00
|
|
|
uint32_t
|
2013-01-07 19:47:33 +00:00
|
|
|
i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size,
|
|
|
|
int tiling_mode, bool fenced);
|
2011-03-07 10:42:03 +00:00
|
|
|
|
2011-04-04 08:44:39 +00:00
|
|
|
int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj,
|
|
|
|
enum i915_cache_level cache_level);
|
|
|
|
|
2012-05-10 13:25:09 +00:00
|
|
|
struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev,
|
|
|
|
struct dma_buf *dma_buf);
|
|
|
|
|
|
|
|
struct dma_buf *i915_gem_prime_export(struct drm_device *dev,
|
|
|
|
struct drm_gem_object *gem_obj, int flags);
|
|
|
|
|
2013-06-12 09:15:12 +00:00
|
|
|
void i915_gem_restore_fences(struct drm_device *dev);
|
|
|
|
|
2013-07-31 23:59:56 +00:00
|
|
|
unsigned long i915_gem_obj_offset(struct drm_i915_gem_object *o,
|
|
|
|
struct i915_address_space *vm);
|
|
|
|
bool i915_gem_obj_bound_any(struct drm_i915_gem_object *o);
|
|
|
|
bool i915_gem_obj_bound(struct drm_i915_gem_object *o,
|
|
|
|
struct i915_address_space *vm);
|
|
|
|
unsigned long i915_gem_obj_size(struct drm_i915_gem_object *o,
|
|
|
|
struct i915_address_space *vm);
|
|
|
|
struct i915_vma *i915_gem_obj_to_vma(struct drm_i915_gem_object *obj,
|
|
|
|
struct i915_address_space *vm);
|
2013-08-14 09:38:35 +00:00
|
|
|
struct i915_vma *
|
|
|
|
i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object *obj,
|
|
|
|
struct i915_address_space *vm);
|
2013-09-24 16:57:57 +00:00
|
|
|
|
|
|
|
struct i915_vma *i915_gem_obj_to_ggtt(struct drm_i915_gem_object *obj);
|
|
|
|
|
2013-07-31 23:59:56 +00:00
|
|
|
/* Some GGTT VM helpers */
|
|
|
|
#define obj_to_ggtt(obj) \
|
|
|
|
(&((struct drm_i915_private *)(obj)->base.dev->dev_private)->gtt.base)
|
|
|
|
static inline bool i915_is_ggtt(struct i915_address_space *vm)
|
|
|
|
{
|
|
|
|
struct i915_address_space *ggtt =
|
|
|
|
&((struct drm_i915_private *)(vm)->dev->dev_private)->gtt.base;
|
|
|
|
return vm == ggtt;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool i915_gem_obj_ggtt_bound(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
return i915_gem_obj_bound(obj, obj_to_ggtt(obj));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline unsigned long
|
|
|
|
i915_gem_obj_ggtt_offset(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
return i915_gem_obj_offset(obj, obj_to_ggtt(obj));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline unsigned long
|
|
|
|
i915_gem_obj_ggtt_size(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
return i915_gem_obj_size(obj, obj_to_ggtt(obj));
|
|
|
|
}
|
2013-07-31 23:59:58 +00:00
|
|
|
|
|
|
|
static inline int __must_check
|
|
|
|
i915_gem_obj_ggtt_pin(struct drm_i915_gem_object *obj,
|
|
|
|
uint32_t alignment,
|
|
|
|
bool map_and_fenceable,
|
|
|
|
bool nonblocking)
|
|
|
|
{
|
|
|
|
return i915_gem_object_pin(obj, obj_to_ggtt(obj), alignment,
|
|
|
|
map_and_fenceable, nonblocking);
|
|
|
|
}
|
2013-07-31 23:59:56 +00:00
|
|
|
|
drm/i915: preliminary context support
Very basic code for context setup/destruction in the driver.
Adds the file i915_gem_context.c This file implements HW context
support. On gen5+ a HW context consists of an opaque GPU object which is
referenced at times of context saves and restores. With RC6 enabled,
the context is also referenced as the GPU enters and exists from RC6
(GPU has it's own internal power context, except on gen5). Though
something like a context does exist for the media ring, the code only
supports contexts for the render ring.
In software, there is a distinction between contexts created by the
user, and the default HW context. The default HW context is used by GPU
clients that do not request setup of their own hardware context. The
default context's state is never restored to help prevent programming
errors. This would happen if a client ran and piggy-backed off another
clients GPU state. The default context only exists to give the GPU some
offset to load as the current to invoke a save of the context we
actually care about. In fact, the code could likely be constructed,
albeit in a more complicated fashion, to never use the default context,
though that limits the driver's ability to swap out, and/or destroy
other contexts.
All other contexts are created as a request by the GPU client. These
contexts store GPU state, and thus allow GPU clients to not re-emit
state (and potentially query certain state) at any time. The kernel
driver makes certain that the appropriate commands are inserted.
There are 4 entry points into the contexts, init, fini, open, close.
The names are self-explanatory except that init can be called during
reset, and also during pm thaw/resume. As we expect our context to be
preserved across these events, we do not reinitialize in this case.
As Adam Jackson pointed out, The cutoff of 1MB where a HW context is
considered too big is arbitrary. The reason for this is even though
context sizes are increasing with every generation, they have yet to
eclipse even 32k. If we somehow read back way more than that, it
probably means BIOS has done something strange, or we're running on a
platform that wasn't designed for this.
v2: rename load/unload to init/fini (daniel)
remove ILK support for get_size() (indirectly daniel)
add HAS_HW_CONTEXTS macro to clarify supported platforms (daniel)
added comments (Ben)
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
2012-06-04 21:42:42 +00:00
|
|
|
/* i915_gem_context.c */
|
|
|
|
void i915_gem_context_init(struct drm_device *dev);
|
|
|
|
void i915_gem_context_fini(struct drm_device *dev);
|
|
|
|
void i915_gem_context_close(struct drm_device *dev, struct drm_file *file);
|
2012-06-04 21:42:46 +00:00
|
|
|
int i915_switch_context(struct intel_ring_buffer *ring,
|
|
|
|
struct drm_file *file, int to_id);
|
2013-04-30 10:30:33 +00:00
|
|
|
void i915_gem_context_free(struct kref *ctx_ref);
|
|
|
|
static inline void i915_gem_context_reference(struct i915_hw_context *ctx)
|
|
|
|
{
|
|
|
|
kref_get(&ctx->ref);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void i915_gem_context_unreference(struct i915_hw_context *ctx)
|
|
|
|
{
|
|
|
|
kref_put(&ctx->ref, i915_gem_context_free);
|
|
|
|
}
|
|
|
|
|
2013-06-12 09:35:29 +00:00
|
|
|
struct i915_ctx_hang_stats * __must_check
|
2013-07-03 14:22:06 +00:00
|
|
|
i915_gem_context_get_hang_stats(struct drm_device *dev,
|
2013-06-12 09:35:29 +00:00
|
|
|
struct drm_file *file,
|
|
|
|
u32 id);
|
2012-06-04 21:42:54 +00:00
|
|
|
int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file);
|
|
|
|
int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file);
|
2012-05-10 13:25:09 +00:00
|
|
|
|
2010-11-05 21:23:30 +00:00
|
|
|
/* i915_gem_gtt.c */
|
2012-02-09 16:15:46 +00:00
|
|
|
void i915_gem_cleanup_aliasing_ppgtt(struct drm_device *dev);
|
2012-02-09 16:15:47 +00:00
|
|
|
void i915_ppgtt_bind_object(struct i915_hw_ppgtt *ppgtt,
|
|
|
|
struct drm_i915_gem_object *obj,
|
|
|
|
enum i915_cache_level cache_level);
|
|
|
|
void i915_ppgtt_unbind_object(struct i915_hw_ppgtt *ppgtt,
|
|
|
|
struct drm_i915_gem_object *obj);
|
2012-02-09 16:15:46 +00:00
|
|
|
|
2013-10-16 16:21:30 +00:00
|
|
|
void i915_check_and_clear_faults(struct drm_device *dev);
|
|
|
|
void i915_gem_suspend_gtt_mappings(struct drm_device *dev);
|
2010-11-05 21:23:30 +00:00
|
|
|
void i915_gem_restore_gtt_mappings(struct drm_device *dev);
|
2012-02-15 22:50:21 +00:00
|
|
|
int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj);
|
|
|
|
void i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj,
|
2011-04-04 08:44:39 +00:00
|
|
|
enum i915_cache_level cache_level);
|
2010-11-08 19:18:58 +00:00
|
|
|
void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj);
|
2012-02-15 22:50:21 +00:00
|
|
|
void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj);
|
2012-12-18 18:31:25 +00:00
|
|
|
void i915_gem_init_global_gtt(struct drm_device *dev);
|
|
|
|
void i915_gem_setup_global_gtt(struct drm_device *dev, unsigned long start,
|
|
|
|
unsigned long mappable_end, unsigned long end);
|
2012-11-04 17:21:27 +00:00
|
|
|
int i915_gem_gtt_init(struct drm_device *dev);
|
2012-11-15 20:06:09 +00:00
|
|
|
static inline void i915_gem_chipset_flush(struct drm_device *dev)
|
2012-11-04 17:21:27 +00:00
|
|
|
{
|
|
|
|
if (INTEL_INFO(dev)->gen < 6)
|
|
|
|
intel_gtt_chipset_flush();
|
|
|
|
}
|
|
|
|
|
2010-11-05 21:23:30 +00:00
|
|
|
|
2010-08-07 10:01:23 +00:00
|
|
|
/* i915_gem_evict.c */
|
2013-08-01 00:00:11 +00:00
|
|
|
int __must_check i915_gem_evict_something(struct drm_device *dev,
|
|
|
|
struct i915_address_space *vm,
|
|
|
|
int min_size,
|
2012-07-26 10:49:32 +00:00
|
|
|
unsigned alignment,
|
|
|
|
unsigned cache_level,
|
2012-08-11 14:41:04 +00:00
|
|
|
bool mappable,
|
|
|
|
bool nonblock);
|
2013-09-11 21:57:50 +00:00
|
|
|
int i915_gem_evict_vm(struct i915_address_space *vm, bool do_idle);
|
drm/i915: Track unbound pages
When dealing with a working set larger than the GATT, or even the
mappable aperture when touching through the GTT, we end up with evicting
objects only to rebind them at a new offset again later. Moving an
object into and out of the GTT requires clflushing the pages, thus
causing a double-clflush penalty for rebinding.
To avoid having to clflush on rebinding, we can track the pages as they
are evicted from the GTT and only relinquish those pages on memory
pressure.
As usual, if it were not for the handling of out-of-memory condition and
having to manually shrink our own bo caches, it would be a net reduction
of code. Alas.
Note: The patch also contains a few changes to the last-hope
evict_everything logic in i916_gem_execbuffer.c - we no longer try to
only evict the purgeable stuff in a first try (since that's superflous
and only helps in OOM corner-cases, not fragmented-gtt trashing
situations).
Also, the extraction of the get_pages retry loop from bind_to_gtt (and
other callsites) to get_pages should imo have been a separate patch.
v2: Ditch the newly added put_pages (for unbound objects only) in
i915_gem_reset. A quick irc discussion hasn't revealed any important
reason for this, so if we need this, I'd like to have a git blame'able
explanation for it.
v3: Undo the s/drm_malloc_ab/kmalloc/ in get_pages that Chris noticed.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
[danvet: Split out code movements and rant a bit in the commit message
with a few Notes. Done v2]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-08-20 09:40:46 +00:00
|
|
|
int i915_gem_evict_everything(struct drm_device *dev);
|
2010-08-07 10:01:23 +00:00
|
|
|
|
2012-04-24 14:47:39 +00:00
|
|
|
/* i915_gem_stolen.c */
|
|
|
|
int i915_gem_init_stolen(struct drm_device *dev);
|
2012-11-15 11:32:20 +00:00
|
|
|
int i915_gem_stolen_setup_compression(struct drm_device *dev, int size);
|
|
|
|
void i915_gem_stolen_cleanup_compression(struct drm_device *dev);
|
2012-04-24 14:47:39 +00:00
|
|
|
void i915_gem_cleanup_stolen(struct drm_device *dev);
|
2012-11-15 11:32:26 +00:00
|
|
|
struct drm_i915_gem_object *
|
|
|
|
i915_gem_object_create_stolen(struct drm_device *dev, u32 size);
|
2013-02-19 21:31:37 +00:00
|
|
|
struct drm_i915_gem_object *
|
|
|
|
i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev,
|
|
|
|
u32 stolen_offset,
|
|
|
|
u32 gtt_offset,
|
|
|
|
u32 size);
|
2012-11-15 11:32:26 +00:00
|
|
|
void i915_gem_object_release_stolen(struct drm_i915_gem_object *obj);
|
2012-04-24 14:47:39 +00:00
|
|
|
|
2008-07-30 19:06:12 +00:00
|
|
|
/* i915_gem_tiling.c */
|
2013-08-01 17:39:55 +00:00
|
|
|
static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj)
|
2012-12-03 21:03:14 +00:00
|
|
|
{
|
|
|
|
drm_i915_private_t *dev_priv = obj->base.dev->dev_private;
|
|
|
|
|
|
|
|
return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 &&
|
|
|
|
obj->tiling_mode != I915_TILING_NONE;
|
|
|
|
}
|
|
|
|
|
2008-07-30 19:06:12 +00:00
|
|
|
void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
|
2010-11-08 19:18:58 +00:00
|
|
|
void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj);
|
|
|
|
void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj);
|
2008-07-30 19:06:12 +00:00
|
|
|
|
|
|
|
/* i915_gem_debug.c */
|
2010-09-29 15:10:57 +00:00
|
|
|
#if WATCH_LISTS
|
|
|
|
int i915_verify_lists(struct drm_device *dev);
|
2008-07-30 19:06:12 +00:00
|
|
|
#else
|
2010-09-29 15:10:57 +00:00
|
|
|
#define i915_verify_lists(dev) 0
|
2008-07-30 19:06:12 +00:00
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2009-02-18 01:08:50 +00:00
|
|
|
/* i915_debugfs.c */
|
2009-07-02 02:26:52 +00:00
|
|
|
int i915_debugfs_init(struct drm_minor *minor);
|
|
|
|
void i915_debugfs_cleanup(struct drm_minor *minor);
|
2013-10-16 09:49:58 +00:00
|
|
|
#ifdef CONFIG_DEBUG_FS
|
2013-10-15 17:55:40 +00:00
|
|
|
void intel_display_crc_init(struct drm_device *dev);
|
|
|
|
#else
|
2013-10-16 09:49:58 +00:00
|
|
|
static inline void intel_display_crc_init(struct drm_device *dev) {}
|
2013-10-15 17:55:40 +00:00
|
|
|
#endif
|
2013-07-12 13:50:57 +00:00
|
|
|
|
|
|
|
/* i915_gpu_error.c */
|
2013-05-23 10:55:35 +00:00
|
|
|
__printf(2, 3)
|
|
|
|
void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...);
|
2013-06-06 12:18:39 +00:00
|
|
|
int i915_error_state_to_str(struct drm_i915_error_state_buf *estr,
|
|
|
|
const struct i915_error_state_file_priv *error);
|
2013-06-06 12:18:41 +00:00
|
|
|
int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb,
|
|
|
|
size_t count, loff_t pos);
|
|
|
|
static inline void i915_error_state_buf_release(
|
|
|
|
struct drm_i915_error_state_buf *eb)
|
|
|
|
{
|
|
|
|
kfree(eb->buf);
|
|
|
|
}
|
2013-07-12 13:50:57 +00:00
|
|
|
void i915_capture_error_state(struct drm_device *dev);
|
|
|
|
void i915_error_state_get(struct drm_device *dev,
|
|
|
|
struct i915_error_state_file_priv *error_priv);
|
|
|
|
void i915_error_state_put(struct i915_error_state_file_priv *error_priv);
|
|
|
|
void i915_destroy_error_state(struct drm_device *dev);
|
|
|
|
|
|
|
|
void i915_get_extra_instdone(struct drm_device *dev, uint32_t *instdone);
|
|
|
|
const char *i915_cache_level_str(int type);
|
2009-02-18 01:08:50 +00:00
|
|
|
|
2008-08-25 22:11:06 +00:00
|
|
|
/* i915_suspend.c */
|
|
|
|
extern int i915_save_state(struct drm_device *dev);
|
|
|
|
extern int i915_restore_state(struct drm_device *dev);
|
2008-09-30 19:14:26 +00:00
|
|
|
|
2013-01-25 16:53:20 +00:00
|
|
|
/* i915_ums.c */
|
|
|
|
void i915_save_display_reg(struct drm_device *dev);
|
|
|
|
void i915_restore_display_reg(struct drm_device *dev);
|
2008-08-25 22:11:06 +00:00
|
|
|
|
2012-04-11 04:17:01 +00:00
|
|
|
/* i915_sysfs.c */
|
|
|
|
void i915_setup_sysfs(struct drm_device *dev_priv);
|
|
|
|
void i915_teardown_sysfs(struct drm_device *dev_priv);
|
|
|
|
|
2010-07-20 22:44:45 +00:00
|
|
|
/* intel_i2c.c */
|
|
|
|
extern int intel_setup_gmbus(struct drm_device *dev);
|
|
|
|
extern void intel_teardown_gmbus(struct drm_device *dev);
|
2013-05-06 12:52:08 +00:00
|
|
|
static inline bool intel_gmbus_is_port_valid(unsigned port)
|
2012-03-27 18:36:14 +00:00
|
|
|
{
|
2012-03-27 18:36:15 +00:00
|
|
|
return (port >= GMBUS_PORT_SSC && port <= GMBUS_PORT_DPD);
|
2012-03-27 18:36:14 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
extern struct i2c_adapter *intel_gmbus_get_adapter(
|
|
|
|
struct drm_i915_private *dev_priv, unsigned port);
|
2010-09-24 11:52:03 +00:00
|
|
|
extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed);
|
|
|
|
extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit);
|
2013-05-06 12:52:08 +00:00
|
|
|
static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter)
|
2010-09-28 15:41:32 +00:00
|
|
|
{
|
|
|
|
return container_of(adapter, struct intel_gmbus, adapter)->force_bit;
|
|
|
|
}
|
2010-07-20 22:44:45 +00:00
|
|
|
extern void intel_i2c_reset(struct drm_device *dev);
|
|
|
|
|
2010-08-24 08:02:58 +00:00
|
|
|
/* intel_opregion.c */
|
2013-08-30 16:40:30 +00:00
|
|
|
struct intel_encoder;
|
2010-08-19 15:09:23 +00:00
|
|
|
extern int intel_opregion_setup(struct drm_device *dev);
|
|
|
|
#ifdef CONFIG_ACPI
|
|
|
|
extern void intel_opregion_init(struct drm_device *dev);
|
|
|
|
extern void intel_opregion_fini(struct drm_device *dev);
|
2010-08-24 08:02:58 +00:00
|
|
|
extern void intel_opregion_asle_intr(struct drm_device *dev);
|
2013-08-30 16:40:30 +00:00
|
|
|
extern int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder,
|
|
|
|
bool enable);
|
2013-08-30 16:40:31 +00:00
|
|
|
extern int intel_opregion_notify_adapter(struct drm_device *dev,
|
|
|
|
pci_power_t state);
|
2008-10-24 21:18:10 +00:00
|
|
|
#else
|
2010-08-19 15:09:23 +00:00
|
|
|
static inline void intel_opregion_init(struct drm_device *dev) { return; }
|
|
|
|
static inline void intel_opregion_fini(struct drm_device *dev) { return; }
|
2010-08-24 08:02:58 +00:00
|
|
|
static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; }
|
2013-08-30 16:40:30 +00:00
|
|
|
static inline int
|
|
|
|
intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, bool enable)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
2013-08-30 16:40:31 +00:00
|
|
|
static inline int
|
|
|
|
intel_opregion_notify_adapter(struct drm_device *dev, pci_power_t state)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
2008-10-24 21:18:10 +00:00
|
|
|
#endif
|
2008-08-05 18:37:25 +00:00
|
|
|
|
2010-10-07 23:01:13 +00:00
|
|
|
/* intel_acpi.c */
|
|
|
|
#ifdef CONFIG_ACPI
|
|
|
|
extern void intel_register_dsm_handler(void);
|
|
|
|
extern void intel_unregister_dsm_handler(void);
|
|
|
|
#else
|
|
|
|
static inline void intel_register_dsm_handler(void) { return; }
|
|
|
|
static inline void intel_unregister_dsm_handler(void) { return; }
|
|
|
|
#endif /* CONFIG_ACPI */
|
|
|
|
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-07 22:24:08 +00:00
|
|
|
/* modesetting */
|
2012-04-10 13:50:11 +00:00
|
|
|
extern void intel_modeset_init_hw(struct drm_device *dev);
|
2013-04-17 11:04:50 +00:00
|
|
|
extern void intel_modeset_suspend_hw(struct drm_device *dev);
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-07 22:24:08 +00:00
|
|
|
extern void intel_modeset_init(struct drm_device *dev);
|
2011-03-29 09:40:27 +00:00
|
|
|
extern void intel_modeset_gem_init(struct drm_device *dev);
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-07 22:24:08 +00:00
|
|
|
extern void intel_modeset_cleanup(struct drm_device *dev);
|
2009-09-21 04:33:58 +00:00
|
|
|
extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
|
2012-11-23 17:16:34 +00:00
|
|
|
extern void intel_modeset_setup_hw_state(struct drm_device *dev,
|
|
|
|
bool force_restore);
|
2013-01-25 16:53:21 +00:00
|
|
|
extern void i915_redisable_vga(struct drm_device *dev);
|
2010-04-23 15:17:39 +00:00
|
|
|
extern bool intel_fbc_enabled(struct drm_device *dev);
|
2011-07-08 11:22:36 +00:00
|
|
|
extern void intel_disable_fbc(struct drm_device *dev);
|
2010-05-20 21:28:11 +00:00
|
|
|
extern bool ironlake_set_drps(struct drm_device *dev, u8 val);
|
2012-12-01 14:04:25 +00:00
|
|
|
extern void intel_init_pch_refclk(struct drm_device *dev);
|
2010-12-17 22:19:02 +00:00
|
|
|
extern void gen6_set_rps(struct drm_device *dev, u8 val);
|
2013-04-17 22:54:58 +00:00
|
|
|
extern void valleyview_set_rps(struct drm_device *dev, u8 val);
|
|
|
|
extern int valleyview_rps_max_freq(struct drm_i915_private *dev_priv);
|
|
|
|
extern int valleyview_rps_min_freq(struct drm_i915_private *dev_priv);
|
2011-08-16 19:34:10 +00:00
|
|
|
extern void intel_detect_pch(struct drm_device *dev);
|
|
|
|
extern int intel_trans_dp_port_sel(struct drm_crtc *crtc);
|
2012-04-11 04:17:01 +00:00
|
|
|
extern int intel_enable_rc6(const struct drm_device *dev);
|
2010-04-07 08:15:53 +00:00
|
|
|
|
2012-04-05 21:47:36 +00:00
|
|
|
extern bool i915_semaphore_is_enabled(struct drm_device *dev);
|
2012-07-12 18:01:05 +00:00
|
|
|
int i915_reg_read_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file);
|
2012-03-28 20:39:37 +00:00
|
|
|
|
2010-08-04 19:26:07 +00:00
|
|
|
/* overlay */
|
|
|
|
extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev);
|
2013-05-23 10:55:35 +00:00
|
|
|
extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e,
|
|
|
|
struct intel_overlay_error_state *error);
|
2010-11-21 13:12:35 +00:00
|
|
|
|
|
|
|
extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev);
|
2013-05-23 10:55:35 +00:00
|
|
|
extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e,
|
2010-11-21 13:12:35 +00:00
|
|
|
struct drm_device *dev,
|
|
|
|
struct intel_display_error_state *error);
|
2010-08-04 19:26:07 +00:00
|
|
|
|
2011-04-25 18:22:22 +00:00
|
|
|
/* On SNB platform, before reading ring registers forcewake bit
|
|
|
|
* must be set to prevent GT core from power down and stale values being
|
|
|
|
* returned.
|
|
|
|
*/
|
2011-04-25 18:23:07 +00:00
|
|
|
void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv);
|
|
|
|
void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv);
|
2011-04-25 18:22:22 +00:00
|
|
|
|
2012-09-26 17:34:00 +00:00
|
|
|
int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u8 mbox, u32 *val);
|
|
|
|
int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u8 mbox, u32 val);
|
2013-05-22 12:36:16 +00:00
|
|
|
|
|
|
|
/* intel_sideband.c */
|
2013-05-22 12:36:20 +00:00
|
|
|
u32 vlv_punit_read(struct drm_i915_private *dev_priv, u8 addr);
|
|
|
|
void vlv_punit_write(struct drm_i915_private *dev_priv, u8 addr, u32 val);
|
|
|
|
u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr);
|
2013-08-27 12:12:14 +00:00
|
|
|
u32 vlv_gpio_nc_read(struct drm_i915_private *dev_priv, u32 reg);
|
|
|
|
void vlv_gpio_nc_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
|
|
|
|
u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg);
|
|
|
|
void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
|
|
|
|
u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg);
|
|
|
|
void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
|
2013-11-04 19:52:44 +00:00
|
|
|
u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg);
|
|
|
|
void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
|
2013-08-27 12:12:14 +00:00
|
|
|
u32 vlv_gps_core_read(struct drm_i915_private *dev_priv, u32 reg);
|
|
|
|
void vlv_gps_core_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
|
2013-09-05 12:41:49 +00:00
|
|
|
u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg);
|
|
|
|
void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val);
|
2013-05-22 12:36:16 +00:00
|
|
|
u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg,
|
|
|
|
enum intel_sbi_destination destination);
|
|
|
|
void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value,
|
|
|
|
enum intel_sbi_destination destination);
|
2013-04-17 22:54:58 +00:00
|
|
|
|
2013-04-17 22:54:57 +00:00
|
|
|
int vlv_gpu_freq(int ddr_freq, int val);
|
|
|
|
int vlv_freq_opcode(int ddr_freq, int val);
|
2012-09-26 17:34:00 +00:00
|
|
|
|
2013-10-05 04:22:51 +00:00
|
|
|
#define I915_READ8(reg) dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true)
|
|
|
|
#define I915_WRITE8(reg, val) dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true)
|
|
|
|
|
|
|
|
#define I915_READ16(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true)
|
|
|
|
#define I915_WRITE16(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true)
|
|
|
|
#define I915_READ16_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false)
|
|
|
|
#define I915_WRITE16_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false)
|
|
|
|
|
|
|
|
#define I915_READ(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true)
|
|
|
|
#define I915_WRITE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true)
|
|
|
|
#define I915_READ_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false)
|
|
|
|
#define I915_WRITE_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false)
|
|
|
|
|
|
|
|
#define I915_WRITE64(reg, val) dev_priv->uncore.funcs.mmio_writeq(dev_priv, (reg), (val), true)
|
|
|
|
#define I915_READ64(reg) dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true)
|
2010-11-09 09:17:32 +00:00
|
|
|
|
|
|
|
#define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg)
|
|
|
|
#define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg)
|
|
|
|
|
2013-01-17 14:31:29 +00:00
|
|
|
/* "Broadcast RGB" property */
|
|
|
|
#define INTEL_BROADCAST_RGB_AUTO 0
|
|
|
|
#define INTEL_BROADCAST_RGB_FULL 1
|
|
|
|
#define INTEL_BROADCAST_RGB_LIMITED 2
|
2010-11-08 09:09:41 +00:00
|
|
|
|
2013-01-25 19:44:46 +00:00
|
|
|
static inline uint32_t i915_vgacntrl_reg(struct drm_device *dev)
|
|
|
|
{
|
|
|
|
if (HAS_PCH_SPLIT(dev))
|
|
|
|
return CPU_VGACNTRL;
|
|
|
|
else if (IS_VALLEYVIEW(dev))
|
|
|
|
return VLV_VGACNTRL;
|
|
|
|
else
|
|
|
|
return VGACNTRL;
|
|
|
|
}
|
|
|
|
|
2013-02-22 14:12:51 +00:00
|
|
|
static inline void __user *to_user_ptr(u64 address)
|
|
|
|
{
|
|
|
|
return (void __user *)(uintptr_t)address;
|
|
|
|
}
|
|
|
|
|
2013-05-21 17:03:17 +00:00
|
|
|
static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m)
|
|
|
|
{
|
|
|
|
unsigned long j = msecs_to_jiffies(m);
|
|
|
|
|
|
|
|
return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline unsigned long
|
|
|
|
timespec_to_jiffies_timeout(const struct timespec *value)
|
|
|
|
{
|
|
|
|
unsigned long j = timespec_to_jiffies(value);
|
|
|
|
|
|
|
|
return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1);
|
|
|
|
}
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#endif
|