mirror of
https://github.com/NationalSecurityAgency/ghidra.git
synced 2024-10-23 21:50:49 +00:00
move around mbar/eieio
This commit is contained in:
parent
eebdca2668
commit
9c694ebfd1
|
@ -49,13 +49,12 @@
|
|||
dataCacheBlockClearToZero(ea);
|
||||
}
|
||||
|
||||
@ifdef IS_ISA
|
||||
# binutils: 476.d 474: 7c 00 06 ac mbar
|
||||
# binutils: 476.d 47c: 7c 20 06 ac mbar 1
|
||||
# "mbar", X(31,854), X_MASK, BOOKE|PPCA2|PPC476, PPCNONE, {MO}
|
||||
define pcodeop mbarOp;
|
||||
:mbar MO is OP=31 & XOP_1_10=854 & MO { mbarOp(); }
|
||||
@endif
|
||||
define pcodeop memoryBarrier;
|
||||
#mbar 0 7c 00 06 ac
|
||||
:mbar MO is OP=31 & MO & XOP_1_10=854
|
||||
{
|
||||
memoryBarrier(MO:1);
|
||||
}
|
||||
|
||||
#icbi r0,r0 0x7c 00 07 ac
|
||||
:icbi RA_OR_ZERO,B is OP=31 & BITS_21_25=0 & B & XOP_1_10=982 & BIT_0=0 & RA_OR_ZERO
|
||||
|
|
|
@ -1087,6 +1087,13 @@
|
|||
externalControlOut(ea, S);
|
||||
}
|
||||
|
||||
#===========================================================
|
||||
# EIEIO
|
||||
#===========================================================
|
||||
# binutils-descr: "eieio", X(31,854), 0xffffffff, PPC, BOOKE|PPCA2|PPC476, {0}
|
||||
# binutils: mytest.d: 20: 7c 00 06 ac eieio
|
||||
:eieio is OP=31 & XOP_1_10=854 & BITS_11_25=0 & BIT_0=0 { enforceInOrderExecutionIO(); }
|
||||
|
||||
#===========================================================
|
||||
# EQVx
|
||||
#===========================================================
|
||||
|
|
|
@ -1625,14 +1625,6 @@ define pcodeop lbzcixOp;
|
|||
RT = *:1 A;
|
||||
}
|
||||
|
||||
# binutils-descr: "eieio", X(31,854), 0xffffffff, PPC, BOOKE|PPCA2|PPC476, {0}
|
||||
define pcodeop eieioOp;
|
||||
# ISA-cmt: eieio - Enforce In-order Execution of I/O
|
||||
# ISA-info: eieio - Form "X" Page 698 Category "S"
|
||||
# binutils: mytest.d: 20: 7c 00 06 ac eieio
|
||||
:eieio is $(NOTVLE) & OP=31 & XOP_1_10=854 & BITS_11_25=0 & BIT_0=0 { eieioOp(); }
|
||||
|
||||
|
||||
# binutils-descr: "ldcix", X(31,885), X_MASK, POWER6, PPCNONE, {RT, RA0, RB}
|
||||
# ISA-cmt: ldcix - Load Doubleword Caching Inhibited Indexed
|
||||
# ISA-info: ldcix - Form "X" Page 749 Category "S"
|
||||
|
|
|
@ -8,7 +8,6 @@ define pcodeop debuggerNotifyHalt;
|
|||
define pcodeop instructionCacheBlockClearLock;
|
||||
define pcodeop queryInstructionCacheBlockLock;
|
||||
define pcodeop prefetchInstructionCacheBlockLockSetX;
|
||||
define pcodeop memoryBarrier;
|
||||
define pcodeop moveFromAPIDIndirect;
|
||||
define pcodeop moveFromPerformanceMonitorRegister;
|
||||
define pcodeop moveToPerformanceMonitorRegister;
|
||||
|
@ -70,14 +69,6 @@ define pcodeop invalidateTLB;
|
|||
# D = (zext(CC_X_OP) * RA_OR_ZERO) + (zext(!CC_X_OP) * B);
|
||||
}
|
||||
|
||||
@ifndef IS_ISA
|
||||
#mbar 0 #FIXME
|
||||
:mbar MO is OP=31 & MO & XOP_1_10=854
|
||||
{
|
||||
memoryBarrier(MO:1);
|
||||
}
|
||||
@endif
|
||||
|
||||
#mfapidi r0,r1 #FIXME
|
||||
:mfapidi D,A is $(NOTVLE) & OP=31 & D & A & XOP_1_10=275
|
||||
{
|
||||
|
|
Loading…
Reference in New Issue
Block a user