mirror of
https://github.com/PiMaker/rvc.git
synced 2024-11-24 21:20:09 +00:00
cf50244181
...plus some cleanups and debug improvements (single-step mode) All tests specified in test.sh now pass! This pretty much means full compliance with the RV32I base spec, M and A extensions, as well as correct machine, supervisor and user mode traps/switches. Next up is the SV32 MMU and external devices (UART, CLINT timer).
10 lines
277 B
Plaintext
10 lines
277 B
Plaintext
[submodule "riscv-opcodes"]
|
|
path = riscv-opcodes
|
|
url = https://github.com/riscv/riscv-opcodes
|
|
[submodule "riscv-tests"]
|
|
path = riscv-tests
|
|
url = https://github.com/riscv/riscv-tests
|
|
[submodule "riscv-rust"]
|
|
path = riscv-rust
|
|
url = https://github.com/takahirox/riscv-rust
|