mirror of
https://github.com/PiMaker/rvc.git
synced 2024-11-21 19:40:08 +00:00
ed82c5487f
...plus some comfort improvements, more testing. This now successfully boots OpenSBI when built like specified in the Makefile!
82 lines
1.9 KiB
Plaintext
82 lines
1.9 KiB
Plaintext
/dts-v1/;
|
|
|
|
/ {
|
|
#address-cells = <0x2>;
|
|
#size-cells = <0x2>;
|
|
compatible = "riscv-virtio";
|
|
model = "riscv-virtio,qemu";
|
|
|
|
chosen {
|
|
bootargs = "ttyS0";
|
|
stdout-path = "/uart@10000000";
|
|
};
|
|
|
|
uart@10000000 {
|
|
interrupts = <0x1>;
|
|
interrupt-parent = <0x3>;
|
|
clock-frequency = <0x384000>;
|
|
reg = <0x0 0x10000000 0x0 0x100>;
|
|
compatible = "ns16550a";
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <0x1>;
|
|
#size-cells = <0x0>;
|
|
timebase-frequency = <0x989680>;
|
|
|
|
cpu-map {
|
|
cluster0 {
|
|
core0 {
|
|
cpu = <0x1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
cpu@0 {
|
|
phandle = <0x1>;
|
|
device_type = "cpu";
|
|
reg = <0x0>;
|
|
status = "okay";
|
|
compatible = "riscv";
|
|
riscv,isa = "rv64imasu";
|
|
mmu-type = "riscv,sv32";
|
|
|
|
interrupt-controller {
|
|
phandle = <0x2>;
|
|
#interrupt-cells = <0x1>;
|
|
interrupt-controller;
|
|
compatible = "riscv,cpu-intc";
|
|
};
|
|
};
|
|
};
|
|
|
|
memory@80000000 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x80000000 0x0 0x8000000>;
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <0x2>;
|
|
#size-cells = <0x2>;
|
|
compatible = "simple-bus";
|
|
ranges;
|
|
|
|
interrupt-controller@c000000 {
|
|
phandle = <0x3>;
|
|
riscv,ndev = <0x35>;
|
|
reg = <0x0 0xc000000 0x0 0x4000000>;
|
|
interrupts-extended = <0x2 0xb 0x2 0x9>;
|
|
interrupt-controller;
|
|
compatible = "riscv,plic0";
|
|
#interrupt-cells = <0x1>;
|
|
#address-cells = <0x0>;
|
|
};
|
|
|
|
clint@2000000 {
|
|
interrupts-extended = <0x2 0x3 0x2 0x7>;
|
|
reg = <0x0 0x2000000 0x0 0x10000>;
|
|
compatible = "riscv,clint0";
|
|
};
|
|
};
|
|
};
|