mirror of
https://github.com/torvalds/linux.git
synced 2024-10-31 01:01:52 +00:00
8626816e90
Some MPIC implementations contain one or more blocks of message registers that are used to send messages between cores via IPIs. A simple API has been added to access (get/put, read, write, etc ...) these message registers. The available message registers are initially discovered via nodes in the device tree. A separate commit contains a binding for the message register nodes. Signed-off-by: Meador Inge <meador_inge@mentor.com> Signed-off-by: Jia Hongtao <B38951@freescale.com> Signed-off-by: Li Yang <leoli@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
72 lines
2.4 KiB
Makefile
72 lines
2.4 KiB
Makefile
subdir-ccflags-$(CONFIG_PPC_WERROR) := -Werror
|
|
|
|
ccflags-$(CONFIG_PPC64) := -mno-minimal-toc
|
|
|
|
mpic-msi-obj-$(CONFIG_PCI_MSI) += mpic_msi.o mpic_u3msi.o mpic_pasemi_msi.o
|
|
obj-$(CONFIG_MPIC) += mpic.o $(mpic-msi-obj-y)
|
|
mpic-msgr-obj-$(CONFIG_MPIC_MSGR) += mpic_msgr.o
|
|
obj-$(CONFIG_MPIC) += mpic.o $(mpic-msi-obj-y) $(mpic-msgr-obj-y)
|
|
obj-$(CONFIG_PPC_EPAPR_HV_PIC) += ehv_pic.o
|
|
fsl-msi-obj-$(CONFIG_PCI_MSI) += fsl_msi.o
|
|
obj-$(CONFIG_PPC_MSI_BITMAP) += msi_bitmap.o
|
|
|
|
obj-$(CONFIG_PPC_MPC106) += grackle.o
|
|
obj-$(CONFIG_PPC_DCR_NATIVE) += dcr-low.o
|
|
obj-$(CONFIG_PPC_PMI) += pmi.o
|
|
obj-$(CONFIG_U3_DART) += dart_iommu.o
|
|
obj-$(CONFIG_MMIO_NVRAM) += mmio_nvram.o
|
|
obj-$(CONFIG_FSL_SOC) += fsl_soc.o
|
|
obj-$(CONFIG_FSL_PCI) += fsl_pci.o $(fsl-msi-obj-y)
|
|
obj-$(CONFIG_FSL_PMC) += fsl_pmc.o
|
|
obj-$(CONFIG_FSL_LBC) += fsl_lbc.o
|
|
obj-$(CONFIG_FSL_IFC) += fsl_ifc.o
|
|
obj-$(CONFIG_FSL_GTM) += fsl_gtm.o
|
|
obj-$(CONFIG_FSL_85XX_CACHE_SRAM) += fsl_85xx_l2ctlr.o fsl_85xx_cache_sram.o
|
|
obj-$(CONFIG_SIMPLE_GPIO) += simple_gpio.o
|
|
obj-$(CONFIG_FSL_RIO) += fsl_rio.o fsl_rmu.o
|
|
obj-$(CONFIG_TSI108_BRIDGE) += tsi108_pci.o tsi108_dev.o
|
|
obj-$(CONFIG_QUICC_ENGINE) += qe_lib/
|
|
obj-$(CONFIG_PPC_BESTCOMM) += bestcomm/
|
|
mv64x60-$(CONFIG_PCI) += mv64x60_pci.o
|
|
obj-$(CONFIG_MV64X60) += $(mv64x60-y) mv64x60_pic.o mv64x60_dev.o \
|
|
mv64x60_udbg.o
|
|
obj-$(CONFIG_RTC_DRV_CMOS) += rtc_cmos_setup.o
|
|
obj-$(CONFIG_AXON_RAM) += axonram.o
|
|
|
|
obj-$(CONFIG_PPC_INDIRECT_PCI) += indirect_pci.o
|
|
obj-$(CONFIG_PPC_I8259) += i8259.o
|
|
obj-$(CONFIG_IPIC) += ipic.o
|
|
obj-$(CONFIG_4xx) += uic.o
|
|
obj-$(CONFIG_4xx_SOC) += ppc4xx_soc.o
|
|
obj-$(CONFIG_XILINX_VIRTEX) += xilinx_intc.o
|
|
obj-$(CONFIG_XILINX_PCI) += xilinx_pci.o
|
|
obj-$(CONFIG_OF_RTC) += of_rtc.o
|
|
ifeq ($(CONFIG_PCI),y)
|
|
obj-$(CONFIG_4xx) += ppc4xx_pci.o
|
|
endif
|
|
obj-$(CONFIG_PPC4xx_MSI) += ppc4xx_msi.o
|
|
obj-$(CONFIG_PPC4xx_CPM) += ppc4xx_cpm.o
|
|
obj-$(CONFIG_PPC4xx_GPIO) += ppc4xx_gpio.o
|
|
|
|
obj-$(CONFIG_CPM) += cpm_common.o
|
|
obj-$(CONFIG_CPM2) += cpm2.o cpm2_pic.o
|
|
obj-$(CONFIG_QUICC_ENGINE) += cpm_common.o
|
|
obj-$(CONFIG_PPC_DCR) += dcr.o
|
|
obj-$(CONFIG_8xx) += mpc8xx_pic.o cpm1.o
|
|
obj-$(CONFIG_UCODE_PATCH) += micropatch.o
|
|
|
|
obj-$(CONFIG_PPC_MPC512x) += mpc5xxx_clocks.o
|
|
obj-$(CONFIG_PPC_MPC52xx) += mpc5xxx_clocks.o
|
|
|
|
ifeq ($(CONFIG_SUSPEND),y)
|
|
obj-$(CONFIG_6xx) += 6xx-suspend.o
|
|
endif
|
|
|
|
obj-$(CONFIG_PPC_SCOM) += scom.o
|
|
|
|
subdir-ccflags-$(CONFIG_PPC_WERROR) := -Werror
|
|
|
|
obj-$(CONFIG_PPC_XICS) += xics/
|
|
|
|
obj-$(CONFIG_GE_FPGA) += ge/
|