mirror of
https://github.com/torvalds/linux.git
synced 2024-11-15 08:31:55 +00:00
21c27cabe6
Merge "ARM: STi: DT changes for v3.16, v3" from Maxime Coquelin:
Please consider these STi DT updates for v3.16.
This 3rd version takes into account Olof's comments on the v2:
- Fix upper-cases in labels and node names
- Sort compatibles order from specific to generic
- Sort dts entries in Makefile
It also adds support for the B2020 revision E board for STiH416 SoC.
Note that two reset patches are part of this pull request, in order to avoid
compilation breakage.
Adding these two patches in this pull request has been accepted by Philipp Zabel.
* tag 'sti-dt-for-v3.16-1' of git://git.stlinux.com/devel/kernel/linux-sti: (23 commits)
ARM: sti: stih41x: Provide a proper header for this DTSI file
ARM: sti: stih416: Enable board LED support for B2020 RevE
ARM: sti: stih416: Add support for B2020 RevE
ARM: STi: DT: STiH41x Add clk_ignore_unused to bootargs
ARM: STi: DT: STiH415: 415 DT Entry for clockgen A9
ARM: STi: DT: STiH415: Remove unused CLK_S_GMAC0_PHY & CLK_S_ETH1_PHY fixed clocks
ARM: STi: DT: STiH415: Remove unused CLK_S_ICN_REG_0 fixed clock
ARM: STi: DT: STiH415: 415 DT Entry for clockgen A0/1/10/11/12
ARM: STi: DT: STiH416: 416 DT Entry for clockgen A9/DDR/GPU
ARM: STi: DT: STiH416: 416 DT Entry for clockgen B/C/D/E/F
ARM: STi: DT: STiH416: Remove unused CLK_S_GMAC0_PHY & CLK_S_ETH1_PHY fixed clocks
ARM: STi: DT: STiH416: Remove unused CLK_S_ICN_REG_0 fixed clock
ARM: STi: DT: STiH416: 416 DT Entry for clockgen A0/1/10/11/12
ARM: STi: DT: STiH41x: Rename CLK_SYSIN into clk_sysin
ARM: STi: DT: add keyscan for stih41x-b2000
ARM: STi: DT: add keyscan for stih416
ARM: STi: DT: add keyscan for stih415
driver: reset: sti: add keyscan for stih416
driver: reset: sti: add keyscan for stih415
ARM: dts: STiH407: Add B2120 board support
...
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
565 lines
14 KiB
Plaintext
565 lines
14 KiB
Plaintext
|
|
/*
|
|
* Copyright (C) 2013 STMicroelectronics Limited.
|
|
* Author: Srinivas Kandagatla <srinivas.kandagatla@st.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* publishhed by the Free Software Foundation.
|
|
*/
|
|
#include "st-pincfg.h"
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
/ {
|
|
|
|
aliases {
|
|
gpio0 = &PIO0;
|
|
gpio1 = &PIO1;
|
|
gpio2 = &PIO2;
|
|
gpio3 = &PIO3;
|
|
gpio4 = &PIO4;
|
|
gpio5 = &PIO40;
|
|
gpio6 = &PIO5;
|
|
gpio7 = &PIO6;
|
|
gpio8 = &PIO7;
|
|
gpio9 = &PIO8;
|
|
gpio10 = &PIO9;
|
|
gpio11 = &PIO10;
|
|
gpio12 = &PIO11;
|
|
gpio13 = &PIO12;
|
|
gpio14 = &PIO30;
|
|
gpio15 = &PIO31;
|
|
gpio16 = &PIO13;
|
|
gpio17 = &PIO14;
|
|
gpio18 = &PIO15;
|
|
gpio19 = &PIO16;
|
|
gpio20 = &PIO17;
|
|
gpio21 = &PIO18;
|
|
gpio22 = &PIO100;
|
|
gpio23 = &PIO101;
|
|
gpio24 = &PIO102;
|
|
gpio25 = &PIO103;
|
|
gpio26 = &PIO104;
|
|
gpio27 = &PIO105;
|
|
gpio28 = &PIO106;
|
|
gpio29 = &PIO107;
|
|
};
|
|
|
|
soc {
|
|
pin-controller-sbc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "st,stih416-sbc-pinctrl";
|
|
st,syscfg = <&syscfg_sbc>;
|
|
reg = <0xfe61f080 0x4>;
|
|
reg-names = "irqmux";
|
|
interrupts = <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "irqmux";
|
|
ranges = <0 0xfe610000 0x6000>;
|
|
|
|
PIO0: gpio@fe610000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0 0x100>;
|
|
st,bank-name = "PIO0";
|
|
};
|
|
PIO1: gpio@fe611000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x1000 0x100>;
|
|
st,bank-name = "PIO1";
|
|
};
|
|
PIO2: gpio@fe612000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x2000 0x100>;
|
|
st,bank-name = "PIO2";
|
|
};
|
|
PIO3: gpio@fe613000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x3000 0x100>;
|
|
st,bank-name = "PIO3";
|
|
};
|
|
PIO4: gpio@fe614000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x4000 0x100>;
|
|
st,bank-name = "PIO4";
|
|
};
|
|
PIO40: gpio@fe615000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x5000 0x100>;
|
|
st,bank-name = "PIO40";
|
|
st,retime-pin-mask = <0x7f>;
|
|
};
|
|
|
|
rc{
|
|
pinctrl_ir: ir0 {
|
|
st,pins {
|
|
ir = <&PIO4 0 ALT2 IN>;
|
|
};
|
|
};
|
|
};
|
|
sbc_serial1 {
|
|
pinctrl_sbc_serial1: sbc_serial1 {
|
|
st,pins {
|
|
tx = <&PIO2 6 ALT3 OUT>;
|
|
rx = <&PIO2 7 ALT3 IN>;
|
|
};
|
|
};
|
|
};
|
|
|
|
keyscan {
|
|
pinctrl_keyscan: keyscan {
|
|
st,pins {
|
|
keyin0 = <&PIO0 2 ALT2 IN>;
|
|
keyin1 = <&PIO0 3 ALT2 IN>;
|
|
keyin2 = <&PIO0 4 ALT2 IN>;
|
|
keyin3 = <&PIO2 6 ALT2 IN>;
|
|
|
|
keyout0 = <&PIO1 6 ALT2 OUT>;
|
|
keyout1 = <&PIO1 7 ALT2 OUT>;
|
|
keyout2 = <&PIO0 6 ALT2 OUT>;
|
|
keyout3 = <&PIO2 7 ALT2 OUT>;
|
|
};
|
|
};
|
|
};
|
|
|
|
sbc_i2c0 {
|
|
pinctrl_sbc_i2c0_default: sbc_i2c0-default {
|
|
st,pins {
|
|
sda = <&PIO4 6 ALT1 BIDIR>;
|
|
scl = <&PIO4 5 ALT1 BIDIR>;
|
|
};
|
|
};
|
|
};
|
|
|
|
sbc_i2c1 {
|
|
pinctrl_sbc_i2c1_default: sbc_i2c1-default {
|
|
st,pins {
|
|
sda = <&PIO3 2 ALT2 BIDIR>;
|
|
scl = <&PIO3 1 ALT2 BIDIR>;
|
|
};
|
|
};
|
|
};
|
|
|
|
gmac1 {
|
|
pinctrl_mii1: mii1 {
|
|
st,pins {
|
|
txd0 = <&PIO0 0 ALT1 OUT SE_NICLK_IO 0 CLK_A>;
|
|
txd1 = <&PIO0 1 ALT1 OUT SE_NICLK_IO 0 CLK_A>;
|
|
txd2 = <&PIO0 2 ALT1 OUT SE_NICLK_IO 0 CLK_A>;
|
|
txd3 = <&PIO0 3 ALT1 OUT SE_NICLK_IO 0 CLK_A>;
|
|
txer = <&PIO0 4 ALT1 OUT SE_NICLK_IO 0 CLK_A>;
|
|
txen = <&PIO0 5 ALT1 OUT SE_NICLK_IO 0 CLK_A>;
|
|
txclk = <&PIO0 6 ALT1 IN NICLK 0 CLK_A>;
|
|
col = <&PIO0 7 ALT1 IN BYPASS 1000>;
|
|
|
|
mdio = <&PIO1 0 ALT1 OUT BYPASS 1500>;
|
|
mdc = <&PIO1 1 ALT1 OUT NICLK 0 CLK_A>;
|
|
crs = <&PIO1 2 ALT1 IN BYPASS 1000>;
|
|
mdint = <&PIO1 3 ALT1 IN BYPASS 0>;
|
|
rxd0 = <&PIO1 4 ALT1 IN SE_NICLK_IO 0 CLK_A>;
|
|
rxd1 = <&PIO1 5 ALT1 IN SE_NICLK_IO 0 CLK_A>;
|
|
rxd2 = <&PIO1 6 ALT1 IN SE_NICLK_IO 0 CLK_A>;
|
|
rxd3 = <&PIO1 7 ALT1 IN SE_NICLK_IO 0 CLK_A>;
|
|
|
|
rxdv = <&PIO2 0 ALT1 IN SE_NICLK_IO 0 CLK_A>;
|
|
rx_er = <&PIO2 1 ALT1 IN SE_NICLK_IO 0 CLK_A>;
|
|
rxclk = <&PIO2 2 ALT1 IN NICLK 0 CLK_A>;
|
|
phyclk = <&PIO2 3 ALT1 OUT NICLK 0 CLK_A>;
|
|
};
|
|
};
|
|
pinctrl_rgmii1: rgmii1-0 {
|
|
st,pins {
|
|
txd0 = <&PIO0 0 ALT1 OUT DE_IO 500 CLK_A>;
|
|
txd1 = <&PIO0 1 ALT1 OUT DE_IO 500 CLK_A>;
|
|
txd2 = <&PIO0 2 ALT1 OUT DE_IO 500 CLK_A>;
|
|
txd3 = <&PIO0 3 ALT1 OUT DE_IO 500 CLK_A>;
|
|
txen = <&PIO0 5 ALT1 OUT DE_IO 0 CLK_A>;
|
|
txclk = <&PIO0 6 ALT1 IN NICLK 0 CLK_A>;
|
|
|
|
mdio = <&PIO1 0 ALT1 OUT BYPASS 0>;
|
|
mdc = <&PIO1 1 ALT1 OUT NICLK 0 CLK_A>;
|
|
rxd0 = <&PIO1 4 ALT1 IN DE_IO 500 CLK_A>;
|
|
rxd1 = <&PIO1 5 ALT1 IN DE_IO 500 CLK_A>;
|
|
rxd2 = <&PIO1 6 ALT1 IN DE_IO 500 CLK_A>;
|
|
rxd3 = <&PIO1 7 ALT1 IN DE_IO 500 CLK_A>;
|
|
|
|
rxdv = <&PIO2 0 ALT1 IN DE_IO 500 CLK_A>;
|
|
rxclk = <&PIO2 2 ALT1 IN NICLK 0 CLK_A>;
|
|
phyclk = <&PIO2 3 ALT4 OUT NICLK 0 CLK_B>;
|
|
|
|
clk125= <&PIO3 7 ALT4 IN NICLK 0 CLK_A>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
pin-controller-front {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "st,stih416-front-pinctrl";
|
|
st,syscfg = <&syscfg_front>;
|
|
reg = <0xfee0f080 0x4>;
|
|
reg-names = "irqmux";
|
|
interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "irqmux";
|
|
ranges = <0 0xfee00000 0x10000>;
|
|
|
|
PIO5: gpio@fee00000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0 0x100>;
|
|
st,bank-name = "PIO5";
|
|
};
|
|
PIO6: gpio@fee01000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x1000 0x100>;
|
|
st,bank-name = "PIO6";
|
|
};
|
|
PIO7: gpio@fee02000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x2000 0x100>;
|
|
st,bank-name = "PIO7";
|
|
};
|
|
PIO8: gpio@fee03000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x3000 0x100>;
|
|
st,bank-name = "PIO8";
|
|
};
|
|
PIO9: gpio@fee04000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x4000 0x100>;
|
|
st,bank-name = "PIO9";
|
|
};
|
|
PIO10: gpio@fee05000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x5000 0x100>;
|
|
st,bank-name = "PIO10";
|
|
};
|
|
PIO11: gpio@fee06000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x6000 0x100>;
|
|
st,bank-name = "PIO11";
|
|
};
|
|
PIO12: gpio@fee07000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x7000 0x100>;
|
|
st,bank-name = "PIO12";
|
|
};
|
|
PIO30: gpio@fee08000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x8000 0x100>;
|
|
st,bank-name = "PIO30";
|
|
};
|
|
PIO31: gpio@fee09000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x9000 0x100>;
|
|
st,bank-name = "PIO31";
|
|
};
|
|
|
|
serial2-oe {
|
|
pinctrl_serial2_oe: serial2-1 {
|
|
st,pins {
|
|
output-enable = <&PIO11 3 ALT2 OUT>;
|
|
};
|
|
};
|
|
};
|
|
|
|
i2c0 {
|
|
pinctrl_i2c0_default: i2c0-default {
|
|
st,pins {
|
|
sda = <&PIO9 3 ALT1 BIDIR>;
|
|
scl = <&PIO9 2 ALT1 BIDIR>;
|
|
};
|
|
};
|
|
};
|
|
|
|
i2c1 {
|
|
pinctrl_i2c1_default: i2c1-default {
|
|
st,pins {
|
|
sda = <&PIO12 1 ALT1 BIDIR>;
|
|
scl = <&PIO12 0 ALT1 BIDIR>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fsm {
|
|
pinctrl_fsm: fsm {
|
|
st,pins {
|
|
spi-fsm-clk = <&PIO12 2 ALT1 OUT>;
|
|
spi-fsm-cs = <&PIO12 3 ALT1 OUT>;
|
|
spi-fsm-mosi = <&PIO12 4 ALT1 OUT>;
|
|
spi-fsm-miso = <&PIO12 5 ALT1 IN>;
|
|
spi-fsm-hol = <&PIO12 6 ALT1 OUT>;
|
|
spi-fsm-wp = <&PIO12 7 ALT1 OUT>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
pin-controller-rear {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "st,stih416-rear-pinctrl";
|
|
st,syscfg = <&syscfg_rear>;
|
|
reg = <0xfe82f080 0x4>;
|
|
reg-names = "irqmux";
|
|
interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "irqmux";
|
|
ranges = <0 0xfe820000 0x6000>;
|
|
|
|
PIO13: gpio@fe820000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0 0x100>;
|
|
st,bank-name = "PIO13";
|
|
};
|
|
PIO14: gpio@fe821000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x1000 0x100>;
|
|
st,bank-name = "PIO14";
|
|
};
|
|
PIO15: gpio@fe822000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x2000 0x100>;
|
|
st,bank-name = "PIO15";
|
|
};
|
|
PIO16: gpio@fe823000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x3000 0x100>;
|
|
st,bank-name = "PIO16";
|
|
};
|
|
PIO17: gpio@fe824000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x4000 0x100>;
|
|
st,bank-name = "PIO17";
|
|
};
|
|
PIO18: gpio@fe825000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x5000 0x100>;
|
|
st,bank-name = "PIO18";
|
|
st,retime-pin-mask = <0xf>;
|
|
};
|
|
|
|
serial2 {
|
|
pinctrl_serial2: serial2-0 {
|
|
st,pins {
|
|
tx = <&PIO17 4 ALT2 OUT>;
|
|
rx = <&PIO17 5 ALT2 IN>;
|
|
};
|
|
};
|
|
};
|
|
|
|
gmac0 {
|
|
pinctrl_mii0: mii0 {
|
|
st,pins {
|
|
mdint = <&PIO13 6 ALT2 IN BYPASS 0>;
|
|
txen = <&PIO13 7 ALT2 OUT SE_NICLK_IO 0 CLK_A>;
|
|
txd0 = <&PIO14 0 ALT2 OUT SE_NICLK_IO 0 CLK_A>;
|
|
txd1 = <&PIO14 1 ALT2 OUT SE_NICLK_IO 0 CLK_A>;
|
|
txd2 = <&PIO14 2 ALT2 OUT SE_NICLK_IO 0 CLK_B>;
|
|
txd3 = <&PIO14 3 ALT2 OUT SE_NICLK_IO 0 CLK_B>;
|
|
|
|
txclk = <&PIO15 0 ALT2 IN NICLK 0 CLK_A>;
|
|
txer = <&PIO15 1 ALT2 OUT SE_NICLK_IO 0 CLK_A>;
|
|
crs = <&PIO15 2 ALT2 IN BYPASS 1000>;
|
|
col = <&PIO15 3 ALT2 IN BYPASS 1000>;
|
|
mdio= <&PIO15 4 ALT2 OUT BYPASS 1500>;
|
|
mdc = <&PIO15 5 ALT2 OUT NICLK 0 CLK_B>;
|
|
|
|
rxd0 = <&PIO16 0 ALT2 IN SE_NICLK_IO 0 CLK_A>;
|
|
rxd1 = <&PIO16 1 ALT2 IN SE_NICLK_IO 0 CLK_A>;
|
|
rxd2 = <&PIO16 2 ALT2 IN SE_NICLK_IO 0 CLK_A>;
|
|
rxd3 = <&PIO16 3 ALT2 IN SE_NICLK_IO 0 CLK_A>;
|
|
rxdv = <&PIO15 6 ALT2 IN SE_NICLK_IO 0 CLK_A>;
|
|
rx_er = <&PIO15 7 ALT2 IN SE_NICLK_IO 0 CLK_A>;
|
|
rxclk = <&PIO17 0 ALT2 IN NICLK 0 CLK_A>;
|
|
phyclk = <&PIO13 5 ALT2 OUT NICLK 0 CLK_B>;
|
|
};
|
|
};
|
|
|
|
pinctrl_gmii0: gmii0 {
|
|
st,pins {
|
|
};
|
|
};
|
|
pinctrl_rgmii0: rgmii0 {
|
|
st,pins {
|
|
phyclk = <&PIO13 5 ALT4 OUT NICLK 0 CLK_B>;
|
|
txen = <&PIO13 7 ALT2 OUT DE_IO 0 CLK_A>;
|
|
txd0 = <&PIO14 0 ALT2 OUT DE_IO 500 CLK_A>;
|
|
txd1 = <&PIO14 1 ALT2 OUT DE_IO 500 CLK_A>;
|
|
txd2 = <&PIO14 2 ALT2 OUT DE_IO 500 CLK_B>;
|
|
txd3 = <&PIO14 3 ALT2 OUT DE_IO 500 CLK_B>;
|
|
txclk = <&PIO15 0 ALT2 IN NICLK 0 CLK_A>;
|
|
|
|
mdio = <&PIO15 4 ALT2 OUT BYPASS 0>;
|
|
mdc = <&PIO15 5 ALT2 OUT NICLK 0 CLK_B>;
|
|
|
|
rxdv = <&PIO15 6 ALT2 IN DE_IO 500 CLK_A>;
|
|
rxd0 =<&PIO16 0 ALT2 IN DE_IO 500 CLK_A>;
|
|
rxd1 =<&PIO16 1 ALT2 IN DE_IO 500 CLK_A>;
|
|
rxd2 =<&PIO16 2 ALT2 IN DE_IO 500 CLK_A>;
|
|
rxd3 =<&PIO16 3 ALT2 IN DE_IO 500 CLK_A>;
|
|
rxclk =<&PIO17 0 ALT2 IN NICLK 0 CLK_A>;
|
|
|
|
clk125=<&PIO17 6 ALT1 IN NICLK 0 CLK_A>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
pin-controller-fvdp-fe {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "st,stih416-fvdp-fe-pinctrl";
|
|
st,syscfg = <&syscfg_fvdp_fe>;
|
|
reg = <0xfd6bf080 0x4>;
|
|
reg-names = "irqmux";
|
|
interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "irqmux";
|
|
ranges = <0 0xfd6b0000 0x3000>;
|
|
|
|
PIO100: gpio@fd6b0000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0 0x100>;
|
|
st,bank-name = "PIO100";
|
|
};
|
|
PIO101: gpio@fd6b1000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x1000 0x100>;
|
|
st,bank-name = "PIO101";
|
|
};
|
|
PIO102: gpio@fd6b2000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x2000 0x100>;
|
|
st,bank-name = "PIO102";
|
|
};
|
|
};
|
|
|
|
pin-controller-fvdp-lite {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "st,stih416-fvdp-lite-pinctrl";
|
|
st,syscfg = <&syscfg_fvdp_lite>;
|
|
reg = <0xfd33f080 0x4>;
|
|
reg-names = "irqmux";
|
|
interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "irqmux";
|
|
ranges = <0 0xfd330000 0x5000>;
|
|
|
|
PIO103: gpio@fd330000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0 0x100>;
|
|
st,bank-name = "PIO103";
|
|
};
|
|
PIO104: gpio@fd331000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x1000 0x100>;
|
|
st,bank-name = "PIO104";
|
|
};
|
|
PIO105: gpio@fd332000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x2000 0x100>;
|
|
st,bank-name = "PIO105";
|
|
};
|
|
PIO106: gpio@fd333000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x3000 0x100>;
|
|
st,bank-name = "PIO106";
|
|
};
|
|
|
|
PIO107: gpio@fd334000 {
|
|
gpio-controller;
|
|
#gpio-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x4000 0x100>;
|
|
st,bank-name = "PIO107";
|
|
st,retime-pin-mask = <0xf>;
|
|
};
|
|
};
|
|
};
|
|
};
|