mirror of
https://github.com/torvalds/linux.git
synced 2024-12-27 21:33:00 +00:00
cebf589c82
Add support for the integrated interrupt controller on BPA CPUs. There is one of those for each SMT thread. The mapping of interrupt numbers to HW interrupt sources is described in arch/ppc64/kernel/bpa_iic.h. This version hardcodes the 'Spider' chip as the secondary interrupt controller. That is not really generic for the architecture, but at the moment it is the only secondary PIC that exists. A little more work will be needed on this as soon as we have boards with multiple external interrupt controllers. Signed-off-by: Arnd Bergmann <arndb@de.ibm.com> Signed-off-by: Paul Mackerras <paulus@samba.org>
63 lines
1.9 KiB
C
63 lines
1.9 KiB
C
#ifndef ASM_BPA_IIC_H
|
|
#define ASM_BPA_IIC_H
|
|
#ifdef __KERNEL__
|
|
/*
|
|
* Mapping of IIC pending bits into per-node
|
|
* interrupt numbers.
|
|
*
|
|
* IRQ FF CC SS PP FF CC SS PP Description
|
|
*
|
|
* 00-3f 80 02 +0 00 - 80 02 +0 3f South Bridge
|
|
* 00-3f 80 02 +b 00 - 80 02 +b 3f South Bridge
|
|
* 41-4a 80 00 +1 ** - 80 00 +a ** SPU Class 0
|
|
* 51-5a 80 01 +1 ** - 80 01 +a ** SPU Class 1
|
|
* 61-6a 80 02 +1 ** - 80 02 +a ** SPU Class 2
|
|
* 70-7f C0 ** ** 00 - C0 ** ** 0f IPI
|
|
*
|
|
* F flags
|
|
* C class
|
|
* S source
|
|
* P Priority
|
|
* + node number
|
|
* * don't care
|
|
*
|
|
* A node consists of a Broadband Engine and an optional
|
|
* south bridge device providing a maximum of 64 IRQs.
|
|
* The south bridge may be connected to either IOIF0
|
|
* or IOIF1.
|
|
* Each SPE is represented as three IRQ lines, one per
|
|
* interrupt class.
|
|
* 16 IRQ numbers are reserved for inter processor
|
|
* interruptions, although these are only used in the
|
|
* range of the first node.
|
|
*
|
|
* This scheme needs 128 IRQ numbers per BIF node ID,
|
|
* which means that with the total of 512 lines
|
|
* available, we can have a maximum of four nodes.
|
|
*/
|
|
|
|
enum {
|
|
IIC_EXT_OFFSET = 0x00, /* Start of south bridge IRQs */
|
|
IIC_NUM_EXT = 0x40, /* Number of south bridge IRQs */
|
|
IIC_SPE_OFFSET = 0x40, /* Start of SPE interrupts */
|
|
IIC_CLASS_STRIDE = 0x10, /* SPE IRQs per class */
|
|
IIC_IPI_OFFSET = 0x70, /* Start of IPI IRQs */
|
|
IIC_NUM_IPIS = 0x10, /* IRQs reserved for IPI */
|
|
IIC_NODE_STRIDE = 0x80, /* Total IRQs per node */
|
|
};
|
|
|
|
extern void iic_init_IRQ(void);
|
|
extern int iic_get_irq(struct pt_regs *regs);
|
|
extern void iic_cause_IPI(int cpu, int mesg);
|
|
extern void iic_request_IPIs(void);
|
|
extern void iic_setup_cpu(void);
|
|
extern void iic_local_enable(void);
|
|
extern void iic_local_disable(void);
|
|
|
|
|
|
extern void spider_init_IRQ(void);
|
|
extern int spider_get_irq(unsigned long int_pending);
|
|
|
|
#endif
|
|
#endif /* ASM_BPA_IIC_H */
|