mirror of
https://github.com/torvalds/linux.git
synced 2024-12-11 21:52:04 +00:00
9209fb5189
The sifive_l2_cache.c is in no way related to RISC-V architecture
memory management. It is a little stub driver working around the fact
that the EDAC maintainers prefer their drivers to be structured in a
certain way that doesn't fit the SiFive SOCs.
Move the file to drivers/soc and add a Kconfig option for it, as well
as the whole drivers/soc boilerplate for CONFIG_SOC_SIFIVE.
Fixes: a967a289f1 ("RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs")
Signed-off-by: Christoph Hellwig <hch@lst.de>
Reviewed-by: Borislav Petkov <bp@suse.de>
[paul.walmsley@sifive.com: keep the MAINTAINERS change specific to the L2$ controller code]
Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>
11 lines
176 B
Plaintext
11 lines
176 B
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
if SOC_SIFIVE
|
|
|
|
config SIFIVE_L2
|
|
bool "Sifive L2 Cache controller"
|
|
help
|
|
Support for the L2 cache controller on SiFive platforms.
|
|
|
|
endif
|