mirror of
https://github.com/torvalds/linux.git
synced 2024-11-29 15:41:36 +00:00
fcd9a89248
arch/sh/kernel/cpu/init.c:99:29: warning: no previous prototype for 'l2_cache_init' [-Wmissing-prototypes] arch/sh/kernel/cpu/sh4a/setup-sh7723.c:422:6: warning: no previous prototype for 'l2_cache_init' [-Wmissing-prototypes] arch/sh/kernel/cpu/sh4a/setup-sh7724.c:842:6: warning: no previous prototype for 'l2_cache_init' [-Wmissing-prototypes] arch/sh/mm/cache-j2.c:48:13: warning: no previous prototype for 'j2_cache_init' [-Wmissing-prototypes] arch/sh/mm/cache-sh2.c:85:13: warning: no previous prototype for 'sh2_cache_init' [-Wmissing-prototypes] arch/sh/mm/cache-sh2a.c:181:13: warning: no previous prototype for 'sh2a_cache_init' [-Wmissing-prototypes] arch/sh/mm/cache-sh3.c:90:13: warning: no previous prototype for 'sh3_cache_init' [-Wmissing-prototypes] arch/sh/mm/cache-sh4.c:384:13: warning: no previous prototype for 'sh4_cache_init' [-Wmissing-prototypes] arch/sh/mm/cache-shx3.c:18:13: warning: no previous prototype for 'shx3_cache_init' [-Wmissing-prototypes] arch/sh/mm/flush-sh4.c:106:13: warning: no previous prototype for 'sh4__flush_region_init' [-Wmissing-prototypes] arch/sh/mm/cache-sh7705.c:190:13: warning: no previous prototype for 'sh7705_cache_init' [-Wmissing-prototypes] Fix this by moving all cache-related forward declarations to <asm/cacheflush.h>, and by including the latter where needed. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: John Paul Adrian Glaubitz <glaubitz@physik.fu-berlin.de> Link: https://lore.kernel.org/r/f47ab87636d16db4c47bebe1bf62650045f61989.1709579038.git.geert+renesas@glider.be Signed-off-by: John Paul Adrian Glaubitz <glaubitz@physik.fu-berlin.de>
46 lines
1.0 KiB
C
46 lines
1.0 KiB
C
/*
|
|
* arch/sh/mm/cache-shx3.c - SH-X3 optimized cache ops
|
|
*
|
|
* Copyright (C) 2010 Paul Mundt
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/io.h>
|
|
#include <asm/cache.h>
|
|
#include <asm/cacheflush.h>
|
|
|
|
#define CCR_CACHE_SNM 0x40000 /* Hardware-assisted synonym avoidance */
|
|
#define CCR_CACHE_IBE 0x1000000 /* ICBI broadcast */
|
|
|
|
void __init shx3_cache_init(void)
|
|
{
|
|
unsigned int ccr;
|
|
|
|
ccr = __raw_readl(SH_CCR);
|
|
|
|
/*
|
|
* If we've got cache aliases, resolve them in hardware.
|
|
*/
|
|
if (boot_cpu_data.dcache.n_aliases || boot_cpu_data.icache.n_aliases) {
|
|
ccr |= CCR_CACHE_SNM;
|
|
|
|
boot_cpu_data.icache.n_aliases = 0;
|
|
boot_cpu_data.dcache.n_aliases = 0;
|
|
|
|
pr_info("Enabling hardware synonym avoidance\n");
|
|
}
|
|
|
|
#ifdef CONFIG_SMP
|
|
/*
|
|
* Broadcast I-cache block invalidations by default.
|
|
*/
|
|
ccr |= CCR_CACHE_IBE;
|
|
#endif
|
|
|
|
writel_uncached(ccr, SH_CCR);
|
|
}
|