mirror of
https://github.com/torvalds/linux.git
synced 2024-11-27 14:41:39 +00:00
26dd3e4ff9
Historically a lot of these existed because we did not have a distinction between what was modular code and what was providing support to modules via EXPORT_SYMBOL and friends. That changed when we forked out support for the latter into the export.h file. This means we should be able to reduce the usage of module.h in code that is obj-y Makefile or bool Kconfig. In the case of some code where it is modular, we can extend that to also include files that are building basic support functionality but not related to loading or registering the final module; such files also have no need whatsoever for module.h The advantage in removing such instances is that module.h itself sources about 15 other headers; adding significantly to what we feed cpp, and it can obscure what headers we are effectively using. Since module.h might have been the implicit source for init.h (for __init) and for export.h (for EXPORT_SYMBOL) we consider each instance for the presence of either and replace/add as needed. Also note that MODULE_DEVICE_TABLE is a no-op for non-modular code. Build coverage of all the mips defconfigs revealed the module.h header was masking a couple of implicit include instances, so we add the appropriate headers there. Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com> Cc: David Daney <david.daney@cavium.com> Cc: John Crispin <john@phrozen.org> Cc: Ralf Baechle <ralf@linux-mips.org> Cc: "Steven J. Hill" <steven.hill@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/15131/ [james.hogan@imgtec.com: Preserve sort order where it already exists] Signed-off-by: James Hogan <james.hogan@imgtec.com>
276 lines
8.4 KiB
C
276 lines
8.4 KiB
C
/*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*
|
|
* Parts of this file are based on Ralink's 2.6.21 BSP
|
|
*
|
|
* Copyright (C) 2008-2011 Gabor Juhos <juhosg@openwrt.org>
|
|
* Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
|
|
* Copyright (C) 2013 John Crispin <john@phrozen.org>
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/bug.h>
|
|
|
|
#include <asm/io.h>
|
|
#include <asm/mipsregs.h>
|
|
#include <asm/mach-ralink/ralink_regs.h>
|
|
#include <asm/mach-ralink/rt305x.h>
|
|
#include <asm/mach-ralink/pinmux.h>
|
|
|
|
#include "common.h"
|
|
|
|
static struct rt2880_pmx_func i2c_func[] = { FUNC("i2c", 0, 1, 2) };
|
|
static struct rt2880_pmx_func spi_func[] = { FUNC("spi", 0, 3, 4) };
|
|
static struct rt2880_pmx_func uartf_func[] = {
|
|
FUNC("uartf", RT305X_GPIO_MODE_UARTF, 7, 8),
|
|
FUNC("pcm uartf", RT305X_GPIO_MODE_PCM_UARTF, 7, 8),
|
|
FUNC("pcm i2s", RT305X_GPIO_MODE_PCM_I2S, 7, 8),
|
|
FUNC("i2s uartf", RT305X_GPIO_MODE_I2S_UARTF, 7, 8),
|
|
FUNC("pcm gpio", RT305X_GPIO_MODE_PCM_GPIO, 11, 4),
|
|
FUNC("gpio uartf", RT305X_GPIO_MODE_GPIO_UARTF, 7, 4),
|
|
FUNC("gpio i2s", RT305X_GPIO_MODE_GPIO_I2S, 7, 4),
|
|
};
|
|
static struct rt2880_pmx_func uartlite_func[] = { FUNC("uartlite", 0, 15, 2) };
|
|
static struct rt2880_pmx_func jtag_func[] = { FUNC("jtag", 0, 17, 5) };
|
|
static struct rt2880_pmx_func mdio_func[] = { FUNC("mdio", 0, 22, 2) };
|
|
static struct rt2880_pmx_func rt5350_led_func[] = { FUNC("led", 0, 22, 5) };
|
|
static struct rt2880_pmx_func rt5350_cs1_func[] = {
|
|
FUNC("spi_cs1", 0, 27, 1),
|
|
FUNC("wdg_cs1", 1, 27, 1),
|
|
};
|
|
static struct rt2880_pmx_func sdram_func[] = { FUNC("sdram", 0, 24, 16) };
|
|
static struct rt2880_pmx_func rt3352_rgmii_func[] = {
|
|
FUNC("rgmii", 0, 24, 12)
|
|
};
|
|
static struct rt2880_pmx_func rgmii_func[] = { FUNC("rgmii", 0, 40, 12) };
|
|
static struct rt2880_pmx_func rt3352_lna_func[] = { FUNC("lna", 0, 36, 2) };
|
|
static struct rt2880_pmx_func rt3352_pa_func[] = { FUNC("pa", 0, 38, 2) };
|
|
static struct rt2880_pmx_func rt3352_led_func[] = { FUNC("led", 0, 40, 5) };
|
|
|
|
static struct rt2880_pmx_group rt3050_pinmux_data[] = {
|
|
GRP("i2c", i2c_func, 1, RT305X_GPIO_MODE_I2C),
|
|
GRP("spi", spi_func, 1, RT305X_GPIO_MODE_SPI),
|
|
GRP("uartf", uartf_func, RT305X_GPIO_MODE_UART0_MASK,
|
|
RT305X_GPIO_MODE_UART0_SHIFT),
|
|
GRP("uartlite", uartlite_func, 1, RT305X_GPIO_MODE_UART1),
|
|
GRP("jtag", jtag_func, 1, RT305X_GPIO_MODE_JTAG),
|
|
GRP("mdio", mdio_func, 1, RT305X_GPIO_MODE_MDIO),
|
|
GRP("rgmii", rgmii_func, 1, RT305X_GPIO_MODE_RGMII),
|
|
GRP("sdram", sdram_func, 1, RT305X_GPIO_MODE_SDRAM),
|
|
{ 0 }
|
|
};
|
|
|
|
static struct rt2880_pmx_group rt3352_pinmux_data[] = {
|
|
GRP("i2c", i2c_func, 1, RT305X_GPIO_MODE_I2C),
|
|
GRP("spi", spi_func, 1, RT305X_GPIO_MODE_SPI),
|
|
GRP("uartf", uartf_func, RT305X_GPIO_MODE_UART0_MASK,
|
|
RT305X_GPIO_MODE_UART0_SHIFT),
|
|
GRP("uartlite", uartlite_func, 1, RT305X_GPIO_MODE_UART1),
|
|
GRP("jtag", jtag_func, 1, RT305X_GPIO_MODE_JTAG),
|
|
GRP("mdio", mdio_func, 1, RT305X_GPIO_MODE_MDIO),
|
|
GRP("rgmii", rt3352_rgmii_func, 1, RT305X_GPIO_MODE_RGMII),
|
|
GRP("lna", rt3352_lna_func, 1, RT3352_GPIO_MODE_LNA),
|
|
GRP("pa", rt3352_pa_func, 1, RT3352_GPIO_MODE_PA),
|
|
GRP("led", rt3352_led_func, 1, RT5350_GPIO_MODE_PHY_LED),
|
|
{ 0 }
|
|
};
|
|
|
|
static struct rt2880_pmx_group rt5350_pinmux_data[] = {
|
|
GRP("i2c", i2c_func, 1, RT305X_GPIO_MODE_I2C),
|
|
GRP("spi", spi_func, 1, RT305X_GPIO_MODE_SPI),
|
|
GRP("uartf", uartf_func, RT305X_GPIO_MODE_UART0_MASK,
|
|
RT305X_GPIO_MODE_UART0_SHIFT),
|
|
GRP("uartlite", uartlite_func, 1, RT305X_GPIO_MODE_UART1),
|
|
GRP("jtag", jtag_func, 1, RT305X_GPIO_MODE_JTAG),
|
|
GRP("led", rt5350_led_func, 1, RT5350_GPIO_MODE_PHY_LED),
|
|
GRP("spi_cs1", rt5350_cs1_func, 2, RT5350_GPIO_MODE_SPI_CS1),
|
|
{ 0 }
|
|
};
|
|
|
|
static unsigned long rt5350_get_mem_size(void)
|
|
{
|
|
void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT305X_SYSC_BASE);
|
|
unsigned long ret;
|
|
u32 t;
|
|
|
|
t = __raw_readl(sysc + SYSC_REG_SYSTEM_CONFIG);
|
|
t = (t >> RT5350_SYSCFG0_DRAM_SIZE_SHIFT) &
|
|
RT5350_SYSCFG0_DRAM_SIZE_MASK;
|
|
|
|
switch (t) {
|
|
case RT5350_SYSCFG0_DRAM_SIZE_2M:
|
|
ret = 2;
|
|
break;
|
|
case RT5350_SYSCFG0_DRAM_SIZE_8M:
|
|
ret = 8;
|
|
break;
|
|
case RT5350_SYSCFG0_DRAM_SIZE_16M:
|
|
ret = 16;
|
|
break;
|
|
case RT5350_SYSCFG0_DRAM_SIZE_32M:
|
|
ret = 32;
|
|
break;
|
|
case RT5350_SYSCFG0_DRAM_SIZE_64M:
|
|
ret = 64;
|
|
break;
|
|
default:
|
|
panic("rt5350: invalid DRAM size: %u", t);
|
|
break;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
void __init ralink_clk_init(void)
|
|
{
|
|
unsigned long cpu_rate, sys_rate, wdt_rate, uart_rate;
|
|
unsigned long wmac_rate = 40000000;
|
|
|
|
u32 t = rt_sysc_r32(SYSC_REG_SYSTEM_CONFIG);
|
|
|
|
if (soc_is_rt305x() || soc_is_rt3350()) {
|
|
t = (t >> RT305X_SYSCFG_CPUCLK_SHIFT) &
|
|
RT305X_SYSCFG_CPUCLK_MASK;
|
|
switch (t) {
|
|
case RT305X_SYSCFG_CPUCLK_LOW:
|
|
cpu_rate = 320000000;
|
|
break;
|
|
case RT305X_SYSCFG_CPUCLK_HIGH:
|
|
cpu_rate = 384000000;
|
|
break;
|
|
}
|
|
sys_rate = uart_rate = wdt_rate = cpu_rate / 3;
|
|
} else if (soc_is_rt3352()) {
|
|
t = (t >> RT3352_SYSCFG0_CPUCLK_SHIFT) &
|
|
RT3352_SYSCFG0_CPUCLK_MASK;
|
|
switch (t) {
|
|
case RT3352_SYSCFG0_CPUCLK_LOW:
|
|
cpu_rate = 384000000;
|
|
break;
|
|
case RT3352_SYSCFG0_CPUCLK_HIGH:
|
|
cpu_rate = 400000000;
|
|
break;
|
|
}
|
|
sys_rate = wdt_rate = cpu_rate / 3;
|
|
uart_rate = 40000000;
|
|
} else if (soc_is_rt5350()) {
|
|
t = (t >> RT5350_SYSCFG0_CPUCLK_SHIFT) &
|
|
RT5350_SYSCFG0_CPUCLK_MASK;
|
|
switch (t) {
|
|
case RT5350_SYSCFG0_CPUCLK_360:
|
|
cpu_rate = 360000000;
|
|
sys_rate = cpu_rate / 3;
|
|
break;
|
|
case RT5350_SYSCFG0_CPUCLK_320:
|
|
cpu_rate = 320000000;
|
|
sys_rate = cpu_rate / 4;
|
|
break;
|
|
case RT5350_SYSCFG0_CPUCLK_300:
|
|
cpu_rate = 300000000;
|
|
sys_rate = cpu_rate / 3;
|
|
break;
|
|
default:
|
|
BUG();
|
|
}
|
|
uart_rate = 40000000;
|
|
wdt_rate = sys_rate;
|
|
} else {
|
|
BUG();
|
|
}
|
|
|
|
if (soc_is_rt3352() || soc_is_rt5350()) {
|
|
u32 val = rt_sysc_r32(RT3352_SYSC_REG_SYSCFG0);
|
|
|
|
if (!(val & RT3352_CLKCFG0_XTAL_SEL))
|
|
wmac_rate = 20000000;
|
|
}
|
|
|
|
ralink_clk_add("cpu", cpu_rate);
|
|
ralink_clk_add("sys", sys_rate);
|
|
ralink_clk_add("10000900.i2c", uart_rate);
|
|
ralink_clk_add("10000a00.i2s", uart_rate);
|
|
ralink_clk_add("10000b00.spi", sys_rate);
|
|
ralink_clk_add("10000b40.spi", sys_rate);
|
|
ralink_clk_add("10000100.timer", wdt_rate);
|
|
ralink_clk_add("10000120.watchdog", wdt_rate);
|
|
ralink_clk_add("10000500.uart", uart_rate);
|
|
ralink_clk_add("10000c00.uartlite", uart_rate);
|
|
ralink_clk_add("10100000.ethernet", sys_rate);
|
|
ralink_clk_add("10180000.wmac", wmac_rate);
|
|
}
|
|
|
|
void __init ralink_of_remap(void)
|
|
{
|
|
rt_sysc_membase = plat_of_remap_node("ralink,rt3050-sysc");
|
|
rt_memc_membase = plat_of_remap_node("ralink,rt3050-memc");
|
|
|
|
if (!rt_sysc_membase || !rt_memc_membase)
|
|
panic("Failed to remap core resources");
|
|
}
|
|
|
|
void prom_soc_init(struct ralink_soc_info *soc_info)
|
|
{
|
|
void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT305X_SYSC_BASE);
|
|
unsigned char *name;
|
|
u32 n0;
|
|
u32 n1;
|
|
u32 id;
|
|
|
|
n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0);
|
|
n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1);
|
|
|
|
if (n0 == RT3052_CHIP_NAME0 && n1 == RT3052_CHIP_NAME1) {
|
|
unsigned long icache_sets;
|
|
|
|
icache_sets = (read_c0_config1() >> 22) & 7;
|
|
if (icache_sets == 1) {
|
|
ralink_soc = RT305X_SOC_RT3050;
|
|
name = "RT3050";
|
|
soc_info->compatible = "ralink,rt3050-soc";
|
|
} else {
|
|
ralink_soc = RT305X_SOC_RT3052;
|
|
name = "RT3052";
|
|
soc_info->compatible = "ralink,rt3052-soc";
|
|
}
|
|
} else if (n0 == RT3350_CHIP_NAME0 && n1 == RT3350_CHIP_NAME1) {
|
|
ralink_soc = RT305X_SOC_RT3350;
|
|
name = "RT3350";
|
|
soc_info->compatible = "ralink,rt3350-soc";
|
|
} else if (n0 == RT3352_CHIP_NAME0 && n1 == RT3352_CHIP_NAME1) {
|
|
ralink_soc = RT305X_SOC_RT3352;
|
|
name = "RT3352";
|
|
soc_info->compatible = "ralink,rt3352-soc";
|
|
} else if (n0 == RT5350_CHIP_NAME0 && n1 == RT5350_CHIP_NAME1) {
|
|
ralink_soc = RT305X_SOC_RT5350;
|
|
name = "RT5350";
|
|
soc_info->compatible = "ralink,rt5350-soc";
|
|
} else {
|
|
panic("rt305x: unknown SoC, n0:%08x n1:%08x", n0, n1);
|
|
}
|
|
|
|
id = __raw_readl(sysc + SYSC_REG_CHIP_ID);
|
|
|
|
snprintf(soc_info->sys_type, RAMIPS_SYS_TYPE_LEN,
|
|
"Ralink %s id:%u rev:%u",
|
|
name,
|
|
(id >> CHIP_ID_ID_SHIFT) & CHIP_ID_ID_MASK,
|
|
(id & CHIP_ID_REV_MASK));
|
|
|
|
soc_info->mem_base = RT305X_SDRAM_BASE;
|
|
if (soc_is_rt5350()) {
|
|
soc_info->mem_size = rt5350_get_mem_size();
|
|
rt2880_pinmux_data = rt5350_pinmux_data;
|
|
} else if (soc_is_rt305x() || soc_is_rt3350()) {
|
|
soc_info->mem_size_min = RT305X_MEM_SIZE_MIN;
|
|
soc_info->mem_size_max = RT305X_MEM_SIZE_MAX;
|
|
rt2880_pinmux_data = rt3050_pinmux_data;
|
|
} else if (soc_is_rt3352()) {
|
|
soc_info->mem_size_min = RT3352_MEM_SIZE_MIN;
|
|
soc_info->mem_size_max = RT3352_MEM_SIZE_MAX;
|
|
rt2880_pinmux_data = rt3352_pinmux_data;
|
|
}
|
|
}
|