mirror of
https://github.com/torvalds/linux.git
synced 2024-12-13 22:53:20 +00:00
64b70da038
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license as published by the free software foundation either version 2 or at your option any later version this program is distributed in the hope that it will be useful but without any warranties or representations without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not write to the free software foundation inc 59 temple place suite 330 boston ma 02111 1307 usa extracted by the scancode license scanner the SPDX license identifier GPL-2.0-or-later has been chosen to replace the boilerplate/reference in 43 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190520170858.826676366@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
73 lines
3.3 KiB
C
73 lines
3.3 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved.
|
|
* Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved.
|
|
|
|
*/
|
|
|
|
#include "global.h"
|
|
|
|
struct GFX_DPA_SETTING GFX_DPA_SETTING_TBL_VT3324[] = {
|
|
/* ClkRange, DVP0, DVP0DataDriving, DVP0ClockDriving, DVP1,
|
|
DVP1Driving, DFPHigh, DFPLow */
|
|
/* CR96, SR2A[5], SR1B[1], SR2A[4], SR1E[2], CR9B,
|
|
SR65, CR97, CR99 */
|
|
/* LCK/VCK < 30000000 will use this value */
|
|
{DPA_CLK_RANGE_30M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00,
|
|
0x00},
|
|
/* 30000000 < LCK/VCK < 50000000 will use this value */
|
|
{DPA_CLK_RANGE_30_50M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00,
|
|
0x00},
|
|
/* 50000000 < LCK/VCK < 70000000 will use this value */
|
|
{DPA_CLK_RANGE_50_70M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00,
|
|
0x00},
|
|
/* 70000000 < LCK/VCK < 100000000 will use this value */
|
|
{DPA_CLK_RANGE_70_100M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00,
|
|
0x00},
|
|
/* 100000000 < LCK/VCK < 15000000 will use this value */
|
|
{DPA_CLK_RANGE_100_150M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00,
|
|
0x00},
|
|
/* 15000000 < LCK/VCK will use this value */
|
|
{DPA_CLK_RANGE_150M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 0x0E, 0x00,
|
|
0x00},
|
|
};
|
|
|
|
struct GFX_DPA_SETTING GFX_DPA_SETTING_TBL_VT3327[] = {
|
|
/* ClkRange,DVP0, DVP0DataDriving, DVP0ClockDriving, DVP1,
|
|
DVP1Driving, DFPHigh, DFPLow */
|
|
/* CR96, SR2A[5], SR1B[1], SR2A[4], SR1E[2], CR9B,
|
|
SR65, CR97, CR99 */
|
|
/* LCK/VCK < 30000000 will use this value */
|
|
{DPA_CLK_RANGE_30M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x01},
|
|
/* 30000000 < LCK/VCK < 50000000 will use this value */
|
|
{DPA_CLK_RANGE_30_50M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x01},
|
|
/* 50000000 < LCK/VCK < 70000000 will use this value */
|
|
{DPA_CLK_RANGE_50_70M, 0x06, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x01},
|
|
/* 70000000 < LCK/VCK < 100000000 will use this value */
|
|
{DPA_CLK_RANGE_70_100M, 0x03, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x03},
|
|
/* 100000000 < LCK/VCK < 15000000 will use this value */
|
|
{DPA_CLK_RANGE_100_150M, 0x03, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x01, 0x02},
|
|
/* 15000000 < LCK/VCK will use this value */
|
|
{DPA_CLK_RANGE_150M, 0x00, 0x20, 0x00, 0x10, 0x00, 0x03, 0x00, 0x0D, 0x03},
|
|
};
|
|
|
|
/* For VT3364: */
|
|
struct GFX_DPA_SETTING GFX_DPA_SETTING_TBL_VT3364[] = {
|
|
/* ClkRange,DVP0, DVP0DataDriving, DVP0ClockDriving, DVP1,
|
|
DVP1Driving, DFPHigh, DFPLow */
|
|
/* CR96, SR2A[5], SR1B[1], SR2A[4], SR1E[2], CR9B,
|
|
SR65, CR97, CR99 */
|
|
/* LCK/VCK < 30000000 will use this value */
|
|
{DPA_CLK_RANGE_30M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
|
|
/* 30000000 < LCK/VCK < 50000000 will use this value */
|
|
{DPA_CLK_RANGE_30_50M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
|
|
/* 50000000 < LCK/VCK < 70000000 will use this value */
|
|
{DPA_CLK_RANGE_50_70M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
|
|
/* 70000000 < LCK/VCK < 100000000 will use this value */
|
|
{DPA_CLK_RANGE_70_100M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
|
|
/* 100000000 < LCK/VCK < 15000000 will use this value */
|
|
{DPA_CLK_RANGE_100_150M, 0x03, 0x00, 0x02, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
|
|
/* 15000000 < LCK/VCK will use this value */
|
|
{DPA_CLK_RANGE_150M, 0x01, 0x00, 0x02, 0x10, 0x00, 0x03, 0x00, 0x00, 0x08},
|
|
};
|