mirror of
https://github.com/torvalds/linux.git
synced 2024-11-23 12:42:02 +00:00
c6ca7616f7
Add a clock provider driver for the Canaan Kendryte K210 RISC-V SoC. This new driver with the compatible string "canaan,k210-clk" implements support for the full clock structure of the K210 SoC. Since it is required for the correct operation of the SoC, this driver is selected by default for compilation when the SOC_CANAAN option is selected. With this change, the k210-sysctl driver is turned into a simple platform driver which enables its power bus clock and triggers populating its child nodes. The sysctl driver retains the SOC early initialization code, but the implementation now relies on the new function k210_clk_early_init() provided by the new clk-k210 driver. The clock structure implemented and many of the coding ideas for the driver come from the work by Sean Anderson on the K210 support for the U-Boot project. Cc: Stephen Boyd <sboyd@kernel.org> Cc: Michael Turquette <mturquette@baylibre.com> Cc: linux-clk@vger.kernel.org Signed-off-by: Damien Le Moal <damien.lemoal@wdc.com> Reviewed-by: Stephen Boyd <sboyd@kernel.org> Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
79 lines
1.8 KiB
C
79 lines
1.8 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* Copyright (c) 2019 Christoph Hellwig.
|
|
* Copyright (c) 2019 Western Digital Corporation or its affiliates.
|
|
*/
|
|
#include <linux/io.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/clk.h>
|
|
#include <asm/soc.h>
|
|
|
|
#include <soc/canaan/k210-sysctl.h>
|
|
|
|
static int k210_sysctl_probe(struct platform_device *pdev)
|
|
{
|
|
struct device *dev = &pdev->dev;
|
|
struct clk *pclk;
|
|
int ret;
|
|
|
|
dev_info(dev, "K210 system controller\n");
|
|
|
|
/* Get power bus clock */
|
|
pclk = devm_clk_get(dev, NULL);
|
|
if (IS_ERR(pclk))
|
|
return dev_err_probe(dev, PTR_ERR(pclk),
|
|
"Get bus clock failed\n");
|
|
|
|
ret = clk_prepare_enable(pclk);
|
|
if (ret) {
|
|
dev_err(dev, "Enable bus clock failed\n");
|
|
return ret;
|
|
}
|
|
|
|
/* Populate children */
|
|
ret = devm_of_platform_populate(dev);
|
|
if (ret)
|
|
dev_err(dev, "Populate platform failed %d\n", ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct of_device_id k210_sysctl_of_match[] = {
|
|
{ .compatible = "canaan,k210-sysctl", },
|
|
{ /* sentinel */ },
|
|
};
|
|
|
|
static struct platform_driver k210_sysctl_driver = {
|
|
.driver = {
|
|
.name = "k210-sysctl",
|
|
.of_match_table = k210_sysctl_of_match,
|
|
},
|
|
.probe = k210_sysctl_probe,
|
|
};
|
|
builtin_platform_driver(k210_sysctl_driver);
|
|
|
|
/*
|
|
* System controller registers base address and size.
|
|
*/
|
|
#define K210_SYSCTL_BASE_ADDR 0x50440000ULL
|
|
#define K210_SYSCTL_BASE_SIZE 0x1000
|
|
|
|
/*
|
|
* This needs to be called very early during initialization, given that
|
|
* PLL1 needs to be enabled to be able to use all SRAM.
|
|
*/
|
|
static void __init k210_soc_early_init(const void *fdt)
|
|
{
|
|
void __iomem *sysctl_base;
|
|
|
|
sysctl_base = ioremap(K210_SYSCTL_BASE_ADDR, K210_SYSCTL_BASE_SIZE);
|
|
if (!sysctl_base)
|
|
panic("k210-sysctl: ioremap failed");
|
|
|
|
k210_clk_early_init(sysctl_base);
|
|
|
|
iounmap(sysctl_base);
|
|
}
|
|
SOC_EARLY_INIT_DECLARE(k210_soc, "canaan,kendryte-k210", k210_soc_early_init);
|