mirror of
https://github.com/torvalds/linux.git
synced 2024-12-23 11:21:33 +00:00
f1e8e38114
The binding and support for omap5-mpu which has a cortex-a15 smp core, gic and integrated L2 cache has been existing for sometime. So Documenting the missing binding here. Cc: Benoit Cousson <bcousson@baylibre.com> Signed-off-by: Sricharan R <r.sricharan@ti.com> Signed-off-by: Rob Herring <rob.herring@calxeda.com>
36 lines
657 B
Plaintext
36 lines
657 B
Plaintext
* TI - MPU (Main Processor Unit) subsystem
|
|
|
|
The MPU subsystem contain one or several ARM cores
|
|
depending of the version.
|
|
The MPU contain CPUs, GIC, L2 cache and a local PRCM.
|
|
|
|
Required properties:
|
|
- compatible : Should be "ti,omap3-mpu" for OMAP3
|
|
Should be "ti,omap4-mpu" for OMAP4
|
|
Should be "ti,omap5-mpu" for OMAP5
|
|
- ti,hwmods: "mpu"
|
|
|
|
Examples:
|
|
|
|
- For an OMAP5 SMP system:
|
|
|
|
mpu {
|
|
compatible = "ti,omap5-mpu";
|
|
ti,hwmods = "mpu"
|
|
};
|
|
|
|
- For an OMAP4 SMP system:
|
|
|
|
mpu {
|
|
compatible = "ti,omap4-mpu";
|
|
ti,hwmods = "mpu";
|
|
};
|
|
|
|
|
|
- For an OMAP3 monocore system:
|
|
|
|
mpu {
|
|
compatible = "ti,omap3-mpu";
|
|
ti,hwmods = "mpu";
|
|
};
|