mirror of
https://github.com/torvalds/linux.git
synced 2024-12-26 21:02:19 +00:00
e7ecbc057b
This commit adds support for UniPhier outer cache controller. All the UniPhier SoCs are equipped with the L2 cache, while the L3 cache is currently only integrated on PH1-Pro5 SoC. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Olof Johansson <olof@lixom.net> |
||
---|---|---|
.. | ||
cache-feroceon-l2.h | ||
cache-l2x0.h | ||
cache-tauros2.h | ||
cache-uniphier.h | ||
cp14.h | ||
dec21285.h | ||
entry-macro-iomd.S | ||
icst.h | ||
ioc.h | ||
iomd.h | ||
iop3xx-adma.h | ||
iop3xx.h | ||
iop_adma.h | ||
it8152.h | ||
locomo.h | ||
memc.h | ||
sa1111.h | ||
scoop.h | ||
ssp.h |