mirror of
https://github.com/torvalds/linux.git
synced 2024-12-26 12:52:30 +00:00
830145796a
The arch/arm/mach-exynos4 directory (CONFIG_ARCH_EXYNOS4) has made for plaforms based on EXYNOS4 SoCs. But since upcoming Samsung's SoCs such as EXYNOS5 (ARM Cortex A15) can reuse most codes in current mach-exynos4, one mach-exynos directory will be used for them. This patch changes to CONFIG_ARCH_EXYNOS (arch/arm/mach-exynos) but keeps original CONFIG_ARCH_EXYNOS4 in mach-exynos/Kconfig to avoid changing in driver side. Cc: Arnd Bergmann <arnd@arndb.de> Cc: Russell King <rmk+kernel@arm.linux.org.uk> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
44 lines
1.3 KiB
C
44 lines
1.3 KiB
C
/*
|
|
* linux/arch/arm/mach-exynos4/include/mach/exynos4-clock.h
|
|
*
|
|
* Copyright (c) 2011 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* Header file for exynos4 clock support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_CLOCK_H
|
|
#define __ASM_ARCH_CLOCK_H __FILE__
|
|
|
|
#include <linux/clk.h>
|
|
|
|
extern struct clk clk_sclk_hdmi27m;
|
|
extern struct clk clk_sclk_usbphy0;
|
|
extern struct clk clk_sclk_usbphy1;
|
|
extern struct clk clk_sclk_hdmiphy;
|
|
|
|
extern struct clksrc_clk clk_sclk_apll;
|
|
extern struct clksrc_clk clk_mout_mpll;
|
|
extern struct clksrc_clk clk_aclk_133;
|
|
extern struct clksrc_clk clk_mout_epll;
|
|
extern struct clksrc_clk clk_sclk_vpll;
|
|
|
|
extern struct clk *clkset_corebus_list[];
|
|
extern struct clksrc_sources clkset_mout_corebus;
|
|
|
|
extern struct clk *clkset_aclk_top_list[];
|
|
extern struct clksrc_sources clkset_aclk;
|
|
|
|
extern struct clk *clkset_group_list[];
|
|
extern struct clksrc_sources clkset_group;
|
|
|
|
extern int exynos4_clksrc_mask_fsys_ctrl(struct clk *clk, int enable);
|
|
extern int exynos4_clk_ip_fsys_ctrl(struct clk *clk, int enable);
|
|
extern int exynos4_clk_ip_lcd1_ctrl(struct clk *clk, int enable);
|
|
|
|
#endif /* __ASM_ARCH_CLOCK_H */
|