mirror of
https://github.com/torvalds/linux.git
synced 2024-11-24 21:21:41 +00:00
945409a6ef
* arm64/for-next/perf: (32 commits)
arm64: perf: Don't register user access sysctl handler multiple times
drivers: perf: marvell_cn10k: fix an IS_ERR() vs NULL check
perf/smmuv3: Fix unused variable warning when CONFIG_OF=n
arm64: perf: Support new DT compatibles
arm64: perf: Simplify registration boilerplate
arm64: perf: Support Denver and Carmel PMUs
drivers/perf: hisi: Add driver for HiSilicon PCIe PMU
docs: perf: Add description for HiSilicon PCIe PMU driver
dt-bindings: perf: Add YAML schemas for Marvell CN10K LLC-TAD pmu bindings
drivers: perf: Add LLC-TAD perf counter support
perf/smmuv3: Synthesize IIDR from CoreSight ID registers
perf/smmuv3: Add devicetree support
dt-bindings: Add Arm SMMUv3 PMCG binding
perf/arm-cmn: Add debugfs topology info
perf/arm-cmn: Add CI-700 Support
dt-bindings: perf: arm-cmn: Add CI-700
perf/arm-cmn: Support new IP features
perf/arm-cmn: Demarcate CMN-600 specifics
perf/arm-cmn: Move group validation data off-stack
perf/arm-cmn: Optimise DTC counter accesses
...
* for-next/misc:
: Miscellaneous patches
arm64: Use correct method to calculate nomap region boundaries
arm64: Drop outdated links in comments
arm64: errata: Fix exec handling in erratum
|
||
---|---|---|
.. | ||
acpi_object_usage.rst | ||
amu.rst | ||
arm-acpi.rst | ||
asymmetric-32bit.rst | ||
booting.rst | ||
cpu-feature-registers.rst | ||
elf_hwcaps.rst | ||
features.rst | ||
hugetlbpage.rst | ||
index.rst | ||
kasan-offsets.sh | ||
legacy_instructions.rst | ||
memory-tagging-extension.rst | ||
memory.rst | ||
perf.rst | ||
pointer-authentication.rst | ||
silicon-errata.rst | ||
sve.rst | ||
tagged-address-abi.rst | ||
tagged-pointers.rst |