mirror of
https://github.com/torvalds/linux.git
synced 2024-12-29 06:12:08 +00:00
bca10b906f
Handling System MMUs with an identifier is not flexible to manage System MMU platform devices because of the following reasons: 1. A device driver which needs to handle System MMU must know the ID. 2. A System MMU may not present in some implementations of Exynos family. 3. Handling System MMU with IOMMU API does not require an ID. This patch is the result of removing ID of System MMUs. Instead, a device driver that needs to handle its System MMU must use IOMMU API while its descriptor of platform device is given. This patch also includes the following enhancements: - A System MMU device becomes a child if its power domain device. - clkdev Signed-off-by: KyongHo Cho <pullip.cho@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
152 lines
3.7 KiB
C
152 lines
3.7 KiB
C
/*
|
|
* Copyright (c) 2011-2012 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* EXYNOS4210 - Clock support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/err.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/io.h>
|
|
#include <linux/syscore_ops.h>
|
|
|
|
#include <plat/cpu-freq.h>
|
|
#include <plat/clock.h>
|
|
#include <plat/cpu.h>
|
|
#include <plat/pll.h>
|
|
#include <plat/s5p-clock.h>
|
|
#include <plat/clock-clksrc.h>
|
|
#include <plat/pm.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <mach/map.h>
|
|
#include <mach/regs-clock.h>
|
|
#include <mach/sysmmu.h>
|
|
|
|
#include "common.h"
|
|
#include "clock-exynos4.h"
|
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
static struct sleep_save exynos4210_clock_save[] = {
|
|
SAVE_ITEM(EXYNOS4_CLKSRC_IMAGE),
|
|
SAVE_ITEM(EXYNOS4_CLKDIV_IMAGE),
|
|
SAVE_ITEM(EXYNOS4210_CLKSRC_LCD1),
|
|
SAVE_ITEM(EXYNOS4210_CLKDIV_LCD1),
|
|
SAVE_ITEM(EXYNOS4210_CLKSRC_MASK_LCD1),
|
|
SAVE_ITEM(EXYNOS4210_CLKGATE_IP_IMAGE),
|
|
SAVE_ITEM(EXYNOS4210_CLKGATE_IP_LCD1),
|
|
SAVE_ITEM(EXYNOS4210_CLKGATE_IP_PERIR),
|
|
};
|
|
#endif
|
|
|
|
static struct clksrc_clk *sysclks[] = {
|
|
/* nothing here yet */
|
|
};
|
|
|
|
static int exynos4_clksrc_mask_lcd1_ctrl(struct clk *clk, int enable)
|
|
{
|
|
return s5p_gatectrl(EXYNOS4210_CLKSRC_MASK_LCD1, clk, enable);
|
|
}
|
|
|
|
static struct clksrc_clk clksrcs[] = {
|
|
{
|
|
.clk = {
|
|
.name = "sclk_sata",
|
|
.id = -1,
|
|
.enable = exynos4_clksrc_mask_fsys_ctrl,
|
|
.ctrlbit = (1 << 24),
|
|
},
|
|
.sources = &exynos4_clkset_mout_corebus,
|
|
.reg_src = { .reg = EXYNOS4_CLKSRC_FSYS, .shift = 24, .size = 1 },
|
|
.reg_div = { .reg = EXYNOS4_CLKDIV_FSYS0, .shift = 20, .size = 4 },
|
|
}, {
|
|
.clk = {
|
|
.name = "sclk_fimd",
|
|
.devname = "exynos4-fb.1",
|
|
.enable = exynos4_clksrc_mask_lcd1_ctrl,
|
|
.ctrlbit = (1 << 0),
|
|
},
|
|
.sources = &exynos4_clkset_group,
|
|
.reg_src = { .reg = EXYNOS4210_CLKSRC_LCD1, .shift = 0, .size = 4 },
|
|
.reg_div = { .reg = EXYNOS4210_CLKDIV_LCD1, .shift = 0, .size = 4 },
|
|
},
|
|
};
|
|
|
|
static struct clk init_clocks_off[] = {
|
|
{
|
|
.name = "sataphy",
|
|
.id = -1,
|
|
.parent = &exynos4_clk_aclk_133.clk,
|
|
.enable = exynos4_clk_ip_fsys_ctrl,
|
|
.ctrlbit = (1 << 3),
|
|
}, {
|
|
.name = "sata",
|
|
.id = -1,
|
|
.parent = &exynos4_clk_aclk_133.clk,
|
|
.enable = exynos4_clk_ip_fsys_ctrl,
|
|
.ctrlbit = (1 << 10),
|
|
}, {
|
|
.name = "fimd",
|
|
.devname = "exynos4-fb.1",
|
|
.enable = exynos4_clk_ip_lcd1_ctrl,
|
|
.ctrlbit = (1 << 0),
|
|
}, {
|
|
.name = SYSMMU_CLOCK_NAME,
|
|
.devname = SYSMMU_CLOCK_DEVNAME(2d, 14),
|
|
.enable = exynos4_clk_ip_image_ctrl,
|
|
.ctrlbit = (1 << 3),
|
|
}, {
|
|
.name = SYSMMU_CLOCK_NAME,
|
|
.devname = SYSMMU_CLOCK_DEVNAME(fimd1, 11),
|
|
.enable = exynos4_clk_ip_lcd1_ctrl,
|
|
.ctrlbit = (1 << 4),
|
|
},
|
|
};
|
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
static int exynos4210_clock_suspend(void)
|
|
{
|
|
s3c_pm_do_save(exynos4210_clock_save, ARRAY_SIZE(exynos4210_clock_save));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void exynos4210_clock_resume(void)
|
|
{
|
|
s3c_pm_do_restore_core(exynos4210_clock_save, ARRAY_SIZE(exynos4210_clock_save));
|
|
}
|
|
|
|
#else
|
|
#define exynos4210_clock_suspend NULL
|
|
#define exynos4210_clock_resume NULL
|
|
#endif
|
|
|
|
static struct syscore_ops exynos4210_clock_syscore_ops = {
|
|
.suspend = exynos4210_clock_suspend,
|
|
.resume = exynos4210_clock_resume,
|
|
};
|
|
|
|
void __init exynos4210_register_clocks(void)
|
|
{
|
|
int ptr;
|
|
|
|
exynos4_clk_mout_mpll.reg_src.reg = EXYNOS4_CLKSRC_CPU;
|
|
exynos4_clk_mout_mpll.reg_src.shift = 8;
|
|
exynos4_clk_mout_mpll.reg_src.size = 1;
|
|
|
|
for (ptr = 0; ptr < ARRAY_SIZE(sysclks); ptr++)
|
|
s3c_register_clksrc(sysclks[ptr], 1);
|
|
|
|
s3c_register_clksrc(clksrcs, ARRAY_SIZE(clksrcs));
|
|
|
|
s3c_register_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off));
|
|
s3c_disable_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off));
|
|
|
|
register_syscore_ops(&exynos4210_clock_syscore_ops);
|
|
}
|