mirror of
https://github.com/torvalds/linux.git
synced 2024-12-24 11:51:27 +00:00
5377a4160b
This patch adds support for the gigabit phys present on the CE4100 reference platforms. Signed-off-by: Dirk Brandewie <dirk.j.brandewie@intel.com> Tested-by: Jeff Pieper <jeffrey.e.pieper@intel.com> Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com> Signed-off-by: David S. Miller <davem@davemloft.net>
109 lines
3.7 KiB
C
109 lines
3.7 KiB
C
/*******************************************************************************
|
|
|
|
Intel PRO/1000 Linux driver
|
|
Copyright(c) 1999 - 2006 Intel Corporation.
|
|
|
|
This program is free software; you can redistribute it and/or modify it
|
|
under the terms and conditions of the GNU General Public License,
|
|
version 2, as published by the Free Software Foundation.
|
|
|
|
This program is distributed in the hope it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
more details.
|
|
|
|
You should have received a copy of the GNU General Public License along with
|
|
this program; if not, write to the Free Software Foundation, Inc.,
|
|
51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
|
|
|
The full GNU General Public License is included in this distribution in
|
|
the file called "COPYING".
|
|
|
|
Contact Information:
|
|
Linux NICS <linux.nics@intel.com>
|
|
e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
|
|
Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
|
|
|
|
*******************************************************************************/
|
|
|
|
|
|
/* glue for the OS independent part of e1000
|
|
* includes register access macros
|
|
*/
|
|
|
|
#ifndef _E1000_OSDEP_H_
|
|
#define _E1000_OSDEP_H_
|
|
|
|
#include <asm/io.h>
|
|
|
|
#define CONFIG_RAM_BASE 0x60000
|
|
#define GBE_CONFIG_OFFSET 0x0
|
|
|
|
#define GBE_CONFIG_RAM_BASE \
|
|
((unsigned int)(CONFIG_RAM_BASE + GBE_CONFIG_OFFSET))
|
|
|
|
#define GBE_CONFIG_BASE_VIRT phys_to_virt(GBE_CONFIG_RAM_BASE)
|
|
|
|
#define GBE_CONFIG_FLASH_WRITE(base, offset, count, data) \
|
|
(iowrite16_rep(base + offset, data, count))
|
|
|
|
#define GBE_CONFIG_FLASH_READ(base, offset, count, data) \
|
|
(ioread16_rep(base + (offset << 1), data, count))
|
|
|
|
#define er32(reg) \
|
|
(readl(hw->hw_addr + ((hw->mac_type >= e1000_82543) \
|
|
? E1000_##reg : E1000_82542_##reg)))
|
|
|
|
#define ew32(reg, value) \
|
|
(writel((value), (hw->hw_addr + ((hw->mac_type >= e1000_82543) \
|
|
? E1000_##reg : E1000_82542_##reg))))
|
|
|
|
#define E1000_WRITE_REG_ARRAY(a, reg, offset, value) ( \
|
|
writel((value), ((a)->hw_addr + \
|
|
(((a)->mac_type >= e1000_82543) ? E1000_##reg : E1000_82542_##reg) + \
|
|
((offset) << 2))))
|
|
|
|
#define E1000_READ_REG_ARRAY(a, reg, offset) ( \
|
|
readl((a)->hw_addr + \
|
|
(((a)->mac_type >= e1000_82543) ? E1000_##reg : E1000_82542_##reg) + \
|
|
((offset) << 2)))
|
|
|
|
#define E1000_READ_REG_ARRAY_DWORD E1000_READ_REG_ARRAY
|
|
#define E1000_WRITE_REG_ARRAY_DWORD E1000_WRITE_REG_ARRAY
|
|
|
|
#define E1000_WRITE_REG_ARRAY_WORD(a, reg, offset, value) ( \
|
|
writew((value), ((a)->hw_addr + \
|
|
(((a)->mac_type >= e1000_82543) ? E1000_##reg : E1000_82542_##reg) + \
|
|
((offset) << 1))))
|
|
|
|
#define E1000_READ_REG_ARRAY_WORD(a, reg, offset) ( \
|
|
readw((a)->hw_addr + \
|
|
(((a)->mac_type >= e1000_82543) ? E1000_##reg : E1000_82542_##reg) + \
|
|
((offset) << 1)))
|
|
|
|
#define E1000_WRITE_REG_ARRAY_BYTE(a, reg, offset, value) ( \
|
|
writeb((value), ((a)->hw_addr + \
|
|
(((a)->mac_type >= e1000_82543) ? E1000_##reg : E1000_82542_##reg) + \
|
|
(offset))))
|
|
|
|
#define E1000_READ_REG_ARRAY_BYTE(a, reg, offset) ( \
|
|
readb((a)->hw_addr + \
|
|
(((a)->mac_type >= e1000_82543) ? E1000_##reg : E1000_82542_##reg) + \
|
|
(offset)))
|
|
|
|
#define E1000_WRITE_FLUSH() er32(STATUS)
|
|
|
|
#define E1000_WRITE_ICH_FLASH_REG(a, reg, value) ( \
|
|
writel((value), ((a)->flash_address + reg)))
|
|
|
|
#define E1000_READ_ICH_FLASH_REG(a, reg) ( \
|
|
readl((a)->flash_address + reg))
|
|
|
|
#define E1000_WRITE_ICH_FLASH_REG16(a, reg, value) ( \
|
|
writew((value), ((a)->flash_address + reg)))
|
|
|
|
#define E1000_READ_ICH_FLASH_REG16(a, reg) ( \
|
|
readw((a)->flash_address + reg))
|
|
|
|
#endif /* _E1000_OSDEP_H_ */
|