mirror of
https://github.com/torvalds/linux.git
synced 2024-12-30 06:41:43 +00:00
bbc4fd12a6
* 'for-linus' of git://git.monstr.eu/linux-2.6-microblaze: (49 commits) microblaze: Add KGDB support microblaze: Support brki rX, 0x18 for user application debugging microblaze: Remove nop after MSRCLR/SET, MTS, MFS instructions microblaze: Simplify syscall rutine microblaze: Move PT_MODE saving to delay slot microblaze: Fix _interrupt function microblaze: Fix _user_exception function microblaze: Put together addik instructions microblaze: Use delay slot in syscall macros microblaze: Save kernel mode in delay slot microblaze: Do not mix register saving and mode setting microblaze: Move SAVE_STATE upward microblaze: entry.S: Macro optimization microblaze: Optimize hw exception rutine microblaze: Implement clear_ums macro and fix SAVE_STATE macro microblaze: Remove additional setup for kernel_mode microblaze: Optimize SAVE_STATE macro microblaze: Remove additional loading microblaze: Completely remove working with R11 register microblaze: Do not setup BIP in _debug_exception ...
107 lines
2.5 KiB
C
107 lines
2.5 KiB
C
/*
|
|
* Copyright (C) 2006 Atmark Techno, Inc.
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
|
|
#ifndef _ASM_MICROBLAZE_SYSTEM_H
|
|
#define _ASM_MICROBLAZE_SYSTEM_H
|
|
|
|
#include <asm/registers.h>
|
|
#include <asm/setup.h>
|
|
#include <asm/irqflags.h>
|
|
#include <asm/cache.h>
|
|
|
|
#include <asm-generic/cmpxchg.h>
|
|
#include <asm-generic/cmpxchg-local.h>
|
|
|
|
#define __ARCH_WANT_INTERRUPTS_ON_CTXSW
|
|
|
|
struct task_struct;
|
|
struct thread_info;
|
|
|
|
extern struct task_struct *_switch_to(struct thread_info *prev,
|
|
struct thread_info *next);
|
|
|
|
#define switch_to(prev, next, last) \
|
|
do { \
|
|
(last) = _switch_to(task_thread_info(prev), \
|
|
task_thread_info(next)); \
|
|
} while (0)
|
|
|
|
#define smp_read_barrier_depends() do {} while (0)
|
|
#define read_barrier_depends() do {} while (0)
|
|
|
|
#define nop() asm volatile ("nop")
|
|
#define mb() barrier()
|
|
#define rmb() mb()
|
|
#define wmb() mb()
|
|
#define set_mb(var, value) do { var = value; mb(); } while (0)
|
|
#define set_wmb(var, value) do { var = value; wmb(); } while (0)
|
|
|
|
#define smp_mb() mb()
|
|
#define smp_rmb() rmb()
|
|
#define smp_wmb() wmb()
|
|
|
|
void __bad_xchg(volatile void *ptr, int size);
|
|
|
|
static inline unsigned long __xchg(unsigned long x, volatile void *ptr,
|
|
int size)
|
|
{
|
|
unsigned long ret;
|
|
unsigned long flags;
|
|
|
|
switch (size) {
|
|
case 1:
|
|
local_irq_save(flags);
|
|
ret = *(volatile unsigned char *)ptr;
|
|
*(volatile unsigned char *)ptr = x;
|
|
local_irq_restore(flags);
|
|
break;
|
|
|
|
case 4:
|
|
local_irq_save(flags);
|
|
ret = *(volatile unsigned long *)ptr;
|
|
*(volatile unsigned long *)ptr = x;
|
|
local_irq_restore(flags);
|
|
break;
|
|
default:
|
|
__bad_xchg(ptr, size), ret = 0;
|
|
break;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
void disable_hlt(void);
|
|
void enable_hlt(void);
|
|
void default_idle(void);
|
|
|
|
#define xchg(ptr, x) \
|
|
((__typeof__(*(ptr))) __xchg((unsigned long)(x), (ptr), sizeof(*(ptr))))
|
|
|
|
void free_init_pages(char *what, unsigned long begin, unsigned long end);
|
|
void free_initmem(void);
|
|
extern char *klimit;
|
|
extern void ret_from_fork(void);
|
|
|
|
extern void *alloc_maybe_bootmem(size_t size, gfp_t mask);
|
|
extern void *zalloc_maybe_bootmem(size_t size, gfp_t mask);
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
extern struct dentry *of_debugfs_root;
|
|
#endif
|
|
|
|
#define arch_align_stack(x) (x)
|
|
|
|
/*
|
|
* MicroBlaze doesn't handle unaligned accesses in hardware.
|
|
*
|
|
* Based on this we force the IP header alignment in network drivers.
|
|
*/
|
|
#define NET_IP_ALIGN 2
|
|
|
|
#endif /* _ASM_MICROBLAZE_SYSTEM_H */
|