mirror of
https://github.com/torvalds/linux.git
synced 2024-12-05 18:41:23 +00:00
65c9ad77cb
Add a MODULE_DEVICE_TABLE() on all clocks that can be built as modules to allow auto-load at boot. Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Reviewed-by: Chen-Yu Tsai <wenst@chromium.org> Tested-by: Miles Chen <miles.chen@mediatek.com> Tested-by: Chen-Yu Tsai <wenst@chromium.org> # MT8183, MT8192, MT8195 Chromebooks Link: https://lore.kernel.org/r/20230306140543.1813621-50-angelogioacchino.delregno@collabora.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
146 lines
4.2 KiB
C
146 lines
4.2 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (c) 2020 MediaTek Inc.
|
|
* Copyright (c) 2020 BayLibre, SAS
|
|
* Copyright (c) 2023 Collabora, Ltd.
|
|
*/
|
|
|
|
#include <dt-bindings/clock/mt8167-clk.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/of.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include "clk-pll.h"
|
|
#include "clk-mtk.h"
|
|
|
|
static DEFINE_SPINLOCK(mt8167_apmixed_clk_lock);
|
|
|
|
#define MT8167_PLL_FMAX (2500UL * MHZ)
|
|
|
|
#define CON0_MT8167_RST_BAR BIT(27)
|
|
|
|
#define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
|
|
_pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \
|
|
_pcw_shift, _div_table) { \
|
|
.id = _id, \
|
|
.name = _name, \
|
|
.reg = _reg, \
|
|
.pwr_reg = _pwr_reg, \
|
|
.en_mask = _en_mask, \
|
|
.flags = _flags, \
|
|
.rst_bar_mask = CON0_MT8167_RST_BAR, \
|
|
.fmax = MT8167_PLL_FMAX, \
|
|
.pcwbits = _pcwbits, \
|
|
.pd_reg = _pd_reg, \
|
|
.pd_shift = _pd_shift, \
|
|
.tuner_reg = _tuner_reg, \
|
|
.pcw_reg = _pcw_reg, \
|
|
.pcw_shift = _pcw_shift, \
|
|
.div_table = _div_table, \
|
|
}
|
|
|
|
#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
|
|
_pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \
|
|
_pcw_shift) \
|
|
PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
|
|
_pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift, \
|
|
NULL)
|
|
|
|
static const struct mtk_pll_div_table mmpll_div_table[] = {
|
|
{ .div = 0, .freq = MT8167_PLL_FMAX },
|
|
{ .div = 1, .freq = 1000000000 },
|
|
{ .div = 2, .freq = 604500000 },
|
|
{ .div = 3, .freq = 253500000 },
|
|
{ .div = 4, .freq = 126750000 },
|
|
{ /* sentinel */ }
|
|
};
|
|
|
|
static const struct mtk_pll_data plls[] = {
|
|
PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0100, 0x0110, 0, 0,
|
|
21, 0x0104, 24, 0, 0x0104, 0),
|
|
PLL(CLK_APMIXED_MAINPLL, "mainpll", 0x0120, 0x0130, 0,
|
|
HAVE_RST_BAR, 21, 0x0124, 24, 0, 0x0124, 0),
|
|
PLL(CLK_APMIXED_UNIVPLL, "univpll", 0x0140, 0x0150, 0x30000000,
|
|
HAVE_RST_BAR, 7, 0x0144, 24, 0, 0x0144, 0),
|
|
PLL_B(CLK_APMIXED_MMPLL, "mmpll", 0x0160, 0x0170, 0, 0,
|
|
21, 0x0164, 24, 0, 0x0164, 0, mmpll_div_table),
|
|
PLL(CLK_APMIXED_APLL1, "apll1", 0x0180, 0x0190, 0, 0,
|
|
31, 0x0180, 1, 0x0194, 0x0184, 0),
|
|
PLL(CLK_APMIXED_APLL2, "apll2", 0x01A0, 0x01B0, 0, 0,
|
|
31, 0x01A0, 1, 0x01B4, 0x01A4, 0),
|
|
PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x01C0, 0x01D0, 0, 0,
|
|
21, 0x01C4, 24, 0, 0x01C4, 0),
|
|
PLL(CLK_APMIXED_LVDSPLL, "lvdspll", 0x01E0, 0x01F0, 0, 0,
|
|
21, 0x01E4, 24, 0, 0x01E4, 0),
|
|
};
|
|
|
|
#define DIV_ADJ_FLAG(_id, _name, _parent, _reg, _shift, _width, _flag) { \
|
|
.id = _id, \
|
|
.name = _name, \
|
|
.parent_name = _parent, \
|
|
.div_reg = _reg, \
|
|
.div_shift = _shift, \
|
|
.div_width = _width, \
|
|
.clk_divider_flags = _flag, \
|
|
}
|
|
|
|
static const struct mtk_clk_divider adj_divs[] = {
|
|
DIV_ADJ_FLAG(CLK_APMIXED_HDMI_REF, "hdmi_ref", "tvdpll",
|
|
0x1c4, 24, 3, CLK_DIVIDER_POWER_OF_TWO),
|
|
};
|
|
|
|
static int clk_mt8167_apmixed_probe(struct platform_device *pdev)
|
|
{
|
|
void __iomem *base;
|
|
struct clk_hw_onecell_data *clk_data;
|
|
struct device_node *node = pdev->dev.of_node;
|
|
struct device *dev = &pdev->dev;
|
|
int ret;
|
|
|
|
base = devm_platform_ioremap_resource(pdev, 0);
|
|
if (IS_ERR(base))
|
|
return PTR_ERR(base);
|
|
|
|
clk_data = mtk_devm_alloc_clk_data(dev, MT8167_CLK_APMIXED_NR_CLK);
|
|
if (!clk_data)
|
|
return -ENOMEM;
|
|
|
|
ret = mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = mtk_clk_register_dividers(dev, adj_divs, ARRAY_SIZE(adj_divs), base,
|
|
&mt8167_apmixed_clk_lock, clk_data);
|
|
if (ret)
|
|
goto unregister_plls;
|
|
|
|
ret = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);
|
|
if (ret)
|
|
goto unregister_dividers;
|
|
|
|
return 0;
|
|
|
|
unregister_dividers:
|
|
mtk_clk_unregister_dividers(adj_divs, ARRAY_SIZE(adj_divs), clk_data);
|
|
unregister_plls:
|
|
mtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct of_device_id of_match_clk_mt8167_apmixed[] = {
|
|
{ .compatible = "mediatek,mt8167-apmixedsys" },
|
|
{ /* sentinel */ }
|
|
};
|
|
MODULE_DEVICE_TABLE(of, of_match_clk_mt8167_apmixed);
|
|
|
|
static struct platform_driver clk_mt8167_apmixed_drv = {
|
|
.probe = clk_mt8167_apmixed_probe,
|
|
.driver = {
|
|
.name = "clk-mt8167-apmixed",
|
|
.of_match_table = of_match_clk_mt8167_apmixed,
|
|
},
|
|
};
|
|
builtin_platform_driver(clk_mt8167_apmixed_drv)
|
|
MODULE_LICENSE("GPL");
|