mirror of
https://github.com/torvalds/linux.git
synced 2024-11-22 20:22:09 +00:00
d09a307fde
Follow arm64 and riscv and move the EX_TABLE define to asm-extable.h which is a lot less generic than the current linkage.h. Also make sure that all files which contain EX_TABLE usages actually include the new header file. This should make sure that the files always compile and there won't be any random compile breakage due to other header file dependencies. Reviewed-by: Alexander Gordeev <agordeev@linux.ibm.com> Signed-off-by: Heiko Carstens <hca@linux.ibm.com> Signed-off-by: Vasily Gorbik <gor@linux.ibm.com>
307 lines
5.0 KiB
C
307 lines
5.0 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Channel subsystem I/O instructions.
|
|
*/
|
|
|
|
#include <linux/export.h>
|
|
|
|
#include <asm/asm-extable.h>
|
|
#include <asm/chpid.h>
|
|
#include <asm/schid.h>
|
|
#include <asm/crw.h>
|
|
|
|
#include "ioasm.h"
|
|
#include "orb.h"
|
|
#include "cio.h"
|
|
#include "cio_inject.h"
|
|
|
|
static inline int __stsch(struct subchannel_id schid, struct schib *addr)
|
|
{
|
|
unsigned long r1 = *(unsigned int *)&schid;
|
|
int ccode = -EIO;
|
|
|
|
asm volatile(
|
|
" lgr 1,%[r1]\n"
|
|
" stsch %[addr]\n"
|
|
"0: ipm %[cc]\n"
|
|
" srl %[cc],28\n"
|
|
"1:\n"
|
|
EX_TABLE(0b, 1b)
|
|
: [cc] "+&d" (ccode), [addr] "=Q" (*addr)
|
|
: [r1] "d" (r1)
|
|
: "cc", "1");
|
|
return ccode;
|
|
}
|
|
|
|
int stsch(struct subchannel_id schid, struct schib *addr)
|
|
{
|
|
int ccode;
|
|
|
|
ccode = __stsch(schid, addr);
|
|
trace_s390_cio_stsch(schid, addr, ccode);
|
|
|
|
return ccode;
|
|
}
|
|
EXPORT_SYMBOL(stsch);
|
|
|
|
static inline int __msch(struct subchannel_id schid, struct schib *addr)
|
|
{
|
|
unsigned long r1 = *(unsigned int *)&schid;
|
|
int ccode = -EIO;
|
|
|
|
asm volatile(
|
|
" lgr 1,%[r1]\n"
|
|
" msch %[addr]\n"
|
|
"0: ipm %[cc]\n"
|
|
" srl %[cc],28\n"
|
|
"1:\n"
|
|
EX_TABLE(0b, 1b)
|
|
: [cc] "+&d" (ccode)
|
|
: [r1] "d" (r1), [addr] "Q" (*addr)
|
|
: "cc", "1");
|
|
return ccode;
|
|
}
|
|
|
|
int msch(struct subchannel_id schid, struct schib *addr)
|
|
{
|
|
int ccode;
|
|
|
|
ccode = __msch(schid, addr);
|
|
trace_s390_cio_msch(schid, addr, ccode);
|
|
|
|
return ccode;
|
|
}
|
|
|
|
static inline int __tsch(struct subchannel_id schid, struct irb *addr)
|
|
{
|
|
unsigned long r1 = *(unsigned int *)&schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" lgr 1,%[r1]\n"
|
|
" tsch %[addr]\n"
|
|
" ipm %[cc]\n"
|
|
" srl %[cc],28"
|
|
: [cc] "=&d" (ccode), [addr] "=Q" (*addr)
|
|
: [r1] "d" (r1)
|
|
: "cc", "1");
|
|
return ccode;
|
|
}
|
|
|
|
int tsch(struct subchannel_id schid, struct irb *addr)
|
|
{
|
|
int ccode;
|
|
|
|
ccode = __tsch(schid, addr);
|
|
trace_s390_cio_tsch(schid, addr, ccode);
|
|
|
|
return ccode;
|
|
}
|
|
|
|
static inline int __ssch(struct subchannel_id schid, union orb *addr)
|
|
{
|
|
unsigned long r1 = *(unsigned int *)&schid;
|
|
int ccode = -EIO;
|
|
|
|
asm volatile(
|
|
" lgr 1,%[r1]\n"
|
|
" ssch %[addr]\n"
|
|
"0: ipm %[cc]\n"
|
|
" srl %[cc],28\n"
|
|
"1:\n"
|
|
EX_TABLE(0b, 1b)
|
|
: [cc] "+&d" (ccode)
|
|
: [r1] "d" (r1), [addr] "Q" (*addr)
|
|
: "cc", "memory", "1");
|
|
return ccode;
|
|
}
|
|
|
|
int ssch(struct subchannel_id schid, union orb *addr)
|
|
{
|
|
int ccode;
|
|
|
|
ccode = __ssch(schid, addr);
|
|
trace_s390_cio_ssch(schid, addr, ccode);
|
|
|
|
return ccode;
|
|
}
|
|
EXPORT_SYMBOL(ssch);
|
|
|
|
static inline int __csch(struct subchannel_id schid)
|
|
{
|
|
unsigned long r1 = *(unsigned int *)&schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" lgr 1,%[r1]\n"
|
|
" csch\n"
|
|
" ipm %[cc]\n"
|
|
" srl %[cc],28\n"
|
|
: [cc] "=&d" (ccode)
|
|
: [r1] "d" (r1)
|
|
: "cc", "1");
|
|
return ccode;
|
|
}
|
|
|
|
int csch(struct subchannel_id schid)
|
|
{
|
|
int ccode;
|
|
|
|
ccode = __csch(schid);
|
|
trace_s390_cio_csch(schid, ccode);
|
|
|
|
return ccode;
|
|
}
|
|
EXPORT_SYMBOL(csch);
|
|
|
|
int tpi(struct tpi_info *addr)
|
|
{
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" tpi %[addr]\n"
|
|
" ipm %[cc]\n"
|
|
" srl %[cc],28"
|
|
: [cc] "=&d" (ccode), [addr] "=Q" (*addr)
|
|
:
|
|
: "cc");
|
|
trace_s390_cio_tpi(addr, ccode);
|
|
|
|
return ccode;
|
|
}
|
|
|
|
int chsc(void *chsc_area)
|
|
{
|
|
typedef struct { char _[4096]; } addr_type;
|
|
int cc = -EIO;
|
|
|
|
asm volatile(
|
|
" .insn rre,0xb25f0000,%[chsc_area],0\n"
|
|
"0: ipm %[cc]\n"
|
|
" srl %[cc],28\n"
|
|
"1:\n"
|
|
EX_TABLE(0b, 1b)
|
|
: [cc] "+&d" (cc), "+m" (*(addr_type *)chsc_area)
|
|
: [chsc_area] "d" (chsc_area)
|
|
: "cc");
|
|
trace_s390_cio_chsc(chsc_area, cc);
|
|
|
|
return cc;
|
|
}
|
|
EXPORT_SYMBOL(chsc);
|
|
|
|
static inline int __rsch(struct subchannel_id schid)
|
|
{
|
|
unsigned long r1 = *(unsigned int *)&schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" lgr 1,%[r1]\n"
|
|
" rsch\n"
|
|
" ipm %[cc]\n"
|
|
" srl %[cc],28\n"
|
|
: [cc] "=&d" (ccode)
|
|
: [r1] "d" (r1)
|
|
: "cc", "memory", "1");
|
|
return ccode;
|
|
}
|
|
|
|
int rsch(struct subchannel_id schid)
|
|
{
|
|
int ccode;
|
|
|
|
ccode = __rsch(schid);
|
|
trace_s390_cio_rsch(schid, ccode);
|
|
|
|
return ccode;
|
|
}
|
|
|
|
static inline int __hsch(struct subchannel_id schid)
|
|
{
|
|
unsigned long r1 = *(unsigned int *)&schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" lgr 1,%[r1]\n"
|
|
" hsch\n"
|
|
" ipm %[cc]\n"
|
|
" srl %[cc],28\n"
|
|
: [cc] "=&d" (ccode)
|
|
: [r1] "d" (r1)
|
|
: "cc", "1");
|
|
return ccode;
|
|
}
|
|
|
|
int hsch(struct subchannel_id schid)
|
|
{
|
|
int ccode;
|
|
|
|
ccode = __hsch(schid);
|
|
trace_s390_cio_hsch(schid, ccode);
|
|
|
|
return ccode;
|
|
}
|
|
EXPORT_SYMBOL(hsch);
|
|
|
|
static inline int __xsch(struct subchannel_id schid)
|
|
{
|
|
unsigned long r1 = *(unsigned int *)&schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" lgr 1,%[r1]\n"
|
|
" xsch\n"
|
|
" ipm %[cc]\n"
|
|
" srl %[cc],28\n"
|
|
: [cc] "=&d" (ccode)
|
|
: [r1] "d" (r1)
|
|
: "cc", "1");
|
|
return ccode;
|
|
}
|
|
|
|
int xsch(struct subchannel_id schid)
|
|
{
|
|
int ccode;
|
|
|
|
ccode = __xsch(schid);
|
|
trace_s390_cio_xsch(schid, ccode);
|
|
|
|
return ccode;
|
|
}
|
|
|
|
static inline int __stcrw(struct crw *crw)
|
|
{
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" stcrw %[crw]\n"
|
|
" ipm %[cc]\n"
|
|
" srl %[cc],28\n"
|
|
: [cc] "=&d" (ccode), [crw] "=Q" (*crw)
|
|
:
|
|
: "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int _stcrw(struct crw *crw)
|
|
{
|
|
#ifdef CONFIG_CIO_INJECT
|
|
if (static_branch_unlikely(&cio_inject_enabled)) {
|
|
if (stcrw_get_injected(crw) == 0)
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
return __stcrw(crw);
|
|
}
|
|
|
|
int stcrw(struct crw *crw)
|
|
{
|
|
int ccode;
|
|
|
|
ccode = _stcrw(crw);
|
|
trace_s390_cio_stcrw(crw, ccode);
|
|
|
|
return ccode;
|
|
}
|