mirror of
https://github.com/torvalds/linux.git
synced 2024-12-26 12:52:30 +00:00
54b4a8f578
Add support for the Arria10 SDRAM EDAC. Update the bindings document for the new match string. Signed-off-by: Thor Thayer <tthayer@opensource.altera.com> Cc: Arnd Bergmann <arnd@arndb.de> Cc: devicetree@vger.kernel.org Cc: dinguyen@opensource.altera.com Cc: galak@codeaurora.org Cc: grant.likely@linaro.org Cc: ijc+devicetree@hellion.org.uk Cc: linux-arm-kernel@lists.infradead.org Cc: linux-edac <linux-edac@vger.kernel.org> Cc: m.chehab@samsung.com Cc: mark.rutland@arm.com Cc: pawel.moll@arm.com Cc: robh+dt@kernel.org Cc: tthayer.linux@gmail.com Link: http://lkml.kernel.org/r/1433428128-7292-5-git-send-email-tthayer@opensource.altera.com Signed-off-by: Borislav Petkov <bp@suse.de>
16 lines
475 B
Plaintext
16 lines
475 B
Plaintext
Altera SOCFPGA SDRAM Error Detection & Correction [EDAC]
|
|
The EDAC accesses a range of registers in the SDRAM controller.
|
|
|
|
Required properties:
|
|
- compatible : should contain "altr,sdram-edac" or "altr,sdram-edac-a10"
|
|
- altr,sdr-syscon : phandle of the sdr module
|
|
- interrupts : Should contain the SDRAM ECC IRQ in the
|
|
appropriate format for the IRQ controller.
|
|
|
|
Example:
|
|
sdramedac {
|
|
compatible = "altr,sdram-edac";
|
|
altr,sdr-syscon = <&sdr>;
|
|
interrupts = <0 39 4>;
|
|
};
|