mirror of
https://github.com/torvalds/linux.git
synced 2024-12-27 21:33:00 +00:00
2d6a5e9500
Conflicts: drivers/net/igb/igb_main.c drivers/net/qlge/qlge_main.c drivers/net/wireless/ath9k/ath9k.h drivers/net/wireless/ath9k/core.h drivers/net/wireless/ath9k/hw.c
1602 lines
46 KiB
C
1602 lines
46 KiB
C
/*
|
|
* Copyright (C) 2003 - 2009 NetXen, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place - Suite 330, Boston,
|
|
* MA 02111-1307, USA.
|
|
*
|
|
* The full GNU General Public License is included in this distribution
|
|
* in the file called LICENSE.
|
|
*
|
|
* Contact Information:
|
|
* info@netxen.com
|
|
* NetXen Inc,
|
|
* 18922 Forge Drive
|
|
* Cupertino, CA 95014-0701
|
|
*
|
|
*/
|
|
|
|
#ifndef _NETXEN_NIC_H_
|
|
#define _NETXEN_NIC_H_
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <linux/compiler.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/init.h>
|
|
#include <linux/ioport.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/netdevice.h>
|
|
#include <linux/etherdevice.h>
|
|
#include <linux/ip.h>
|
|
#include <linux/in.h>
|
|
#include <linux/tcp.h>
|
|
#include <linux/skbuff.h>
|
|
|
|
#include <linux/ethtool.h>
|
|
#include <linux/mii.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/timer.h>
|
|
|
|
#include <linux/mm.h>
|
|
#include <linux/mman.h>
|
|
#include <linux/vmalloc.h>
|
|
|
|
#include <asm/system.h>
|
|
#include <asm/io.h>
|
|
#include <asm/byteorder.h>
|
|
#include <asm/uaccess.h>
|
|
#include <asm/pgtable.h>
|
|
|
|
#include "netxen_nic_hw.h"
|
|
|
|
#define _NETXEN_NIC_LINUX_MAJOR 4
|
|
#define _NETXEN_NIC_LINUX_MINOR 0
|
|
#define _NETXEN_NIC_LINUX_SUBVERSION 30
|
|
#define NETXEN_NIC_LINUX_VERSIONID "4.0.30"
|
|
|
|
#define NETXEN_VERSION_CODE(a, b, c) (((a) << 16) + ((b) << 8) + (c))
|
|
|
|
#define NETXEN_NUM_FLASH_SECTORS (64)
|
|
#define NETXEN_FLASH_SECTOR_SIZE (64 * 1024)
|
|
#define NETXEN_FLASH_TOTAL_SIZE (NETXEN_NUM_FLASH_SECTORS \
|
|
* NETXEN_FLASH_SECTOR_SIZE)
|
|
|
|
#define PHAN_VENDOR_ID 0x4040
|
|
|
|
#define RCV_DESC_RINGSIZE(rds_ring) \
|
|
(sizeof(struct rcv_desc) * (rds_ring)->num_desc)
|
|
#define RCV_BUFF_RINGSIZE(rds_ring) \
|
|
(sizeof(struct netxen_rx_buffer) * rds_ring->num_desc)
|
|
#define STATUS_DESC_RINGSIZE(sds_ring) \
|
|
(sizeof(struct status_desc) * (sds_ring)->num_desc)
|
|
#define TX_BUFF_RINGSIZE(adapter) \
|
|
(sizeof(struct netxen_cmd_buffer) * adapter->num_txd)
|
|
#define TX_DESC_RINGSIZE(adapter) \
|
|
(sizeof(struct cmd_desc_type0) * adapter->num_txd)
|
|
|
|
#define find_diff_among(a,b,range) ((a)<(b)?((b)-(a)):((b)+(range)-(a)))
|
|
|
|
#define NETXEN_RCV_PRODUCER_OFFSET 0
|
|
#define NETXEN_RCV_PEG_DB_ID 2
|
|
#define NETXEN_HOST_DUMMY_DMA_SIZE 1024
|
|
#define FLASH_SUCCESS 0
|
|
|
|
#define ADDR_IN_WINDOW1(off) \
|
|
((off > NETXEN_CRB_PCIX_HOST2) && (off < NETXEN_CRB_MAX)) ? 1 : 0
|
|
|
|
/*
|
|
* normalize a 64MB crb address to 32MB PCI window
|
|
* To use NETXEN_CRB_NORMALIZE, window _must_ be set to 1
|
|
*/
|
|
#define NETXEN_CRB_NORMAL(reg) \
|
|
((reg) - NETXEN_CRB_PCIX_HOST2 + NETXEN_CRB_PCIX_HOST)
|
|
|
|
#define NETXEN_CRB_NORMALIZE(adapter, reg) \
|
|
pci_base_offset(adapter, NETXEN_CRB_NORMAL(reg))
|
|
|
|
#define DB_NORMALIZE(adapter, off) \
|
|
(adapter->ahw.db_base + (off))
|
|
|
|
#define NX_P2_C0 0x24
|
|
#define NX_P2_C1 0x25
|
|
#define NX_P3_A0 0x30
|
|
#define NX_P3_A2 0x30
|
|
#define NX_P3_B0 0x40
|
|
#define NX_P3_B1 0x41
|
|
|
|
#define NX_IS_REVISION_P2(REVISION) (REVISION <= NX_P2_C1)
|
|
#define NX_IS_REVISION_P3(REVISION) (REVISION >= NX_P3_A0)
|
|
|
|
#define FIRST_PAGE_GROUP_START 0
|
|
#define FIRST_PAGE_GROUP_END 0x100000
|
|
|
|
#define SECOND_PAGE_GROUP_START 0x6000000
|
|
#define SECOND_PAGE_GROUP_END 0x68BC000
|
|
|
|
#define THIRD_PAGE_GROUP_START 0x70E4000
|
|
#define THIRD_PAGE_GROUP_END 0x8000000
|
|
|
|
#define FIRST_PAGE_GROUP_SIZE FIRST_PAGE_GROUP_END - FIRST_PAGE_GROUP_START
|
|
#define SECOND_PAGE_GROUP_SIZE SECOND_PAGE_GROUP_END - SECOND_PAGE_GROUP_START
|
|
#define THIRD_PAGE_GROUP_SIZE THIRD_PAGE_GROUP_END - THIRD_PAGE_GROUP_START
|
|
|
|
#define P2_MAX_MTU (8000)
|
|
#define P3_MAX_MTU (9600)
|
|
#define NX_ETHERMTU 1500
|
|
#define NX_MAX_ETHERHDR 32 /* This contains some padding */
|
|
|
|
#define NX_RX_NORMAL_BUF_MAX_LEN (NX_MAX_ETHERHDR + NX_ETHERMTU)
|
|
#define NX_P2_RX_JUMBO_BUF_MAX_LEN (NX_MAX_ETHERHDR + P2_MAX_MTU)
|
|
#define NX_P3_RX_JUMBO_BUF_MAX_LEN (NX_MAX_ETHERHDR + P3_MAX_MTU)
|
|
#define NX_CT_DEFAULT_RX_BUF_LEN 2048
|
|
|
|
#define MAX_RX_BUFFER_LENGTH 1760
|
|
#define MAX_RX_JUMBO_BUFFER_LENGTH 8062
|
|
#define MAX_RX_LRO_BUFFER_LENGTH (8062)
|
|
#define RX_DMA_MAP_LEN (MAX_RX_BUFFER_LENGTH - 2)
|
|
#define RX_JUMBO_DMA_MAP_LEN \
|
|
(MAX_RX_JUMBO_BUFFER_LENGTH - 2)
|
|
#define RX_LRO_DMA_MAP_LEN (MAX_RX_LRO_BUFFER_LENGTH - 2)
|
|
|
|
/*
|
|
* Maximum number of ring contexts
|
|
*/
|
|
#define MAX_RING_CTX 1
|
|
|
|
/* Opcodes to be used with the commands */
|
|
#define TX_ETHER_PKT 0x01
|
|
#define TX_TCP_PKT 0x02
|
|
#define TX_UDP_PKT 0x03
|
|
#define TX_IP_PKT 0x04
|
|
#define TX_TCP_LSO 0x05
|
|
#define TX_TCP_LSO6 0x06
|
|
#define TX_IPSEC 0x07
|
|
#define TX_IPSEC_CMD 0x0a
|
|
#define TX_TCPV6_PKT 0x0b
|
|
#define TX_UDPV6_PKT 0x0c
|
|
|
|
/* The following opcodes are for internal consumption. */
|
|
#define NETXEN_CONTROL_OP 0x10
|
|
#define PEGNET_REQUEST 0x11
|
|
|
|
#define MAX_NUM_CARDS 4
|
|
|
|
#define MAX_BUFFERS_PER_CMD 32
|
|
|
|
/*
|
|
* Following are the states of the Phantom. Phantom will set them and
|
|
* Host will read to check if the fields are correct.
|
|
*/
|
|
#define PHAN_INITIALIZE_START 0xff00
|
|
#define PHAN_INITIALIZE_FAILED 0xffff
|
|
#define PHAN_INITIALIZE_COMPLETE 0xff01
|
|
|
|
/* Host writes the following to notify that it has done the init-handshake */
|
|
#define PHAN_INITIALIZE_ACK 0xf00f
|
|
|
|
#define NUM_RCV_DESC_RINGS 3
|
|
#define NUM_STS_DESC_RINGS 4
|
|
|
|
#define RCV_RING_NORMAL 0
|
|
#define RCV_RING_JUMBO 1
|
|
#define RCV_RING_LRO 2
|
|
|
|
#define MAX_CMD_DESCRIPTORS 4096
|
|
#define MAX_RCV_DESCRIPTORS 16384
|
|
#define MAX_CMD_DESCRIPTORS_HOST 1024
|
|
#define MAX_RCV_DESCRIPTORS_1G 2048
|
|
#define MAX_RCV_DESCRIPTORS_10G 4096
|
|
#define MAX_JUMBO_RCV_DESCRIPTORS 1024
|
|
#define MAX_LRO_RCV_DESCRIPTORS 8
|
|
#define MAX_RCVSTATUS_DESCRIPTORS MAX_RCV_DESCRIPTORS
|
|
#define MAX_JUMBO_RCV_DESC MAX_JUMBO_RCV_DESCRIPTORS
|
|
#define MAX_RCV_DESC MAX_RCV_DESCRIPTORS
|
|
#define MAX_RCVSTATUS_DESC MAX_RCV_DESCRIPTORS
|
|
#define MAX_EPG_DESCRIPTORS (MAX_CMD_DESCRIPTORS * 8)
|
|
#define NUM_RCV_DESC (MAX_RCV_DESC + MAX_JUMBO_RCV_DESCRIPTORS + \
|
|
MAX_LRO_RCV_DESCRIPTORS)
|
|
#define MIN_TX_COUNT 4096
|
|
#define MIN_RX_COUNT 4096
|
|
#define NETXEN_CTX_SIGNATURE 0xdee0
|
|
#define NETXEN_RCV_PRODUCER(ringid) (ringid)
|
|
#define MAX_FRAME_SIZE 0x10000 /* 64K MAX size for LSO */
|
|
|
|
#define PHAN_PEG_RCV_INITIALIZED 0xff01
|
|
#define PHAN_PEG_RCV_START_INITIALIZE 0xff00
|
|
|
|
#define get_next_index(index, length) \
|
|
(((index) + 1) & ((length) - 1))
|
|
|
|
#define get_index_range(index,length,count) \
|
|
(((index) + (count)) & ((length) - 1))
|
|
|
|
#define MPORT_SINGLE_FUNCTION_MODE 0x1111
|
|
#define MPORT_MULTI_FUNCTION_MODE 0x2222
|
|
|
|
#include "netxen_nic_phan_reg.h"
|
|
|
|
/*
|
|
* NetXen host-peg signal message structure
|
|
*
|
|
* Bit 0-1 : peg_id => 0x2 for tx and 01 for rx
|
|
* Bit 2 : priv_id => must be 1
|
|
* Bit 3-17 : count => for doorbell
|
|
* Bit 18-27 : ctx_id => Context id
|
|
* Bit 28-31 : opcode
|
|
*/
|
|
|
|
typedef u32 netxen_ctx_msg;
|
|
|
|
#define netxen_set_msg_peg_id(config_word, val) \
|
|
((config_word) &= ~3, (config_word) |= val & 3)
|
|
#define netxen_set_msg_privid(config_word) \
|
|
((config_word) |= 1 << 2)
|
|
#define netxen_set_msg_count(config_word, val) \
|
|
((config_word) &= ~(0x7fff<<3), (config_word) |= (val & 0x7fff) << 3)
|
|
#define netxen_set_msg_ctxid(config_word, val) \
|
|
((config_word) &= ~(0x3ff<<18), (config_word) |= (val & 0x3ff) << 18)
|
|
#define netxen_set_msg_opcode(config_word, val) \
|
|
((config_word) &= ~(0xf<<28), (config_word) |= (val & 0xf) << 28)
|
|
|
|
struct netxen_rcv_context {
|
|
__le64 rcv_ring_addr;
|
|
__le32 rcv_ring_size;
|
|
__le32 rsrvd;
|
|
};
|
|
|
|
struct netxen_ring_ctx {
|
|
|
|
/* one command ring */
|
|
__le64 cmd_consumer_offset;
|
|
__le64 cmd_ring_addr;
|
|
__le32 cmd_ring_size;
|
|
__le32 rsrvd;
|
|
|
|
/* three receive rings */
|
|
struct netxen_rcv_context rcv_ctx[3];
|
|
|
|
/* one status ring */
|
|
__le64 sts_ring_addr;
|
|
__le32 sts_ring_size;
|
|
|
|
__le32 ctx_id;
|
|
} __attribute__ ((aligned(64)));
|
|
|
|
/*
|
|
* Following data structures describe the descriptors that will be used.
|
|
* Added fileds of tcpHdrSize and ipHdrSize, The driver needs to do it only when
|
|
* we are doing LSO (above the 1500 size packet) only.
|
|
*/
|
|
|
|
/*
|
|
* The size of reference handle been changed to 16 bits to pass the MSS fields
|
|
* for the LSO packet
|
|
*/
|
|
|
|
#define FLAGS_CHECKSUM_ENABLED 0x01
|
|
#define FLAGS_LSO_ENABLED 0x02
|
|
#define FLAGS_IPSEC_SA_ADD 0x04
|
|
#define FLAGS_IPSEC_SA_DELETE 0x08
|
|
#define FLAGS_VLAN_TAGGED 0x10
|
|
|
|
#define netxen_set_cmd_desc_port(cmd_desc, var) \
|
|
((cmd_desc)->port_ctxid |= ((var) & 0x0F))
|
|
#define netxen_set_cmd_desc_ctxid(cmd_desc, var) \
|
|
((cmd_desc)->port_ctxid |= ((var) << 4 & 0xF0))
|
|
|
|
#define netxen_set_tx_port(_desc, _port) \
|
|
(_desc)->port_ctxid = ((_port) & 0xf) | (((_port) << 4) & 0xf0)
|
|
|
|
#define netxen_set_tx_flags_opcode(_desc, _flags, _opcode) \
|
|
(_desc)->flags_opcode = \
|
|
cpu_to_le16(((_flags) & 0x7f) | (((_opcode) & 0x3f) << 7))
|
|
|
|
#define netxen_set_tx_frags_len(_desc, _frags, _len) \
|
|
(_desc)->num_of_buffers_total_length = \
|
|
cpu_to_le32(((_frags) & 0xff) | (((_len) & 0xffffff) << 8))
|
|
|
|
struct cmd_desc_type0 {
|
|
u8 tcp_hdr_offset; /* For LSO only */
|
|
u8 ip_hdr_offset; /* For LSO only */
|
|
/* Bit pattern: 0-6 flags, 7-12 opcode, 13-15 unused */
|
|
__le16 flags_opcode;
|
|
/* Bit pattern: 0-7 total number of segments,
|
|
8-31 Total size of the packet */
|
|
__le32 num_of_buffers_total_length;
|
|
union {
|
|
struct {
|
|
__le32 addr_low_part2;
|
|
__le32 addr_high_part2;
|
|
};
|
|
__le64 addr_buffer2;
|
|
};
|
|
|
|
__le16 reference_handle; /* changed to u16 to add mss */
|
|
__le16 mss; /* passed by NDIS_PACKET for LSO */
|
|
/* Bit pattern 0-3 port, 0-3 ctx id */
|
|
u8 port_ctxid;
|
|
u8 total_hdr_length; /* LSO only : MAC+IP+TCP Hdr size */
|
|
__le16 conn_id; /* IPSec offoad only */
|
|
|
|
union {
|
|
struct {
|
|
__le32 addr_low_part3;
|
|
__le32 addr_high_part3;
|
|
};
|
|
__le64 addr_buffer3;
|
|
};
|
|
union {
|
|
struct {
|
|
__le32 addr_low_part1;
|
|
__le32 addr_high_part1;
|
|
};
|
|
__le64 addr_buffer1;
|
|
};
|
|
|
|
__le16 buffer_length[4];
|
|
|
|
union {
|
|
struct {
|
|
__le32 addr_low_part4;
|
|
__le32 addr_high_part4;
|
|
};
|
|
__le64 addr_buffer4;
|
|
};
|
|
|
|
__le64 unused;
|
|
|
|
} __attribute__ ((aligned(64)));
|
|
|
|
/* Note: sizeof(rcv_desc) should always be a mutliple of 2 */
|
|
struct rcv_desc {
|
|
__le16 reference_handle;
|
|
__le16 reserved;
|
|
__le32 buffer_length; /* allocated buffer length (usually 2K) */
|
|
__le64 addr_buffer;
|
|
};
|
|
|
|
/* opcode field in status_desc */
|
|
#define NETXEN_NIC_RXPKT_DESC 0x04
|
|
#define NETXEN_OLD_RXPKT_DESC 0x3f
|
|
|
|
/* for status field in status_desc */
|
|
#define STATUS_NEED_CKSUM (1)
|
|
#define STATUS_CKSUM_OK (2)
|
|
|
|
/* owner bits of status_desc */
|
|
#define STATUS_OWNER_HOST (0x1ULL << 56)
|
|
#define STATUS_OWNER_PHANTOM (0x2ULL << 56)
|
|
|
|
/* Note: sizeof(status_desc) should always be a mutliple of 2 */
|
|
|
|
#define netxen_get_sts_desc_lro_cnt(status_desc) \
|
|
((status_desc)->lro & 0x7F)
|
|
#define netxen_get_sts_desc_lro_last_frag(status_desc) \
|
|
(((status_desc)->lro & 0x80) >> 7)
|
|
|
|
#define netxen_get_sts_port(sts_data) \
|
|
((sts_data) & 0x0F)
|
|
#define netxen_get_sts_status(sts_data) \
|
|
(((sts_data) >> 4) & 0x0F)
|
|
#define netxen_get_sts_type(sts_data) \
|
|
(((sts_data) >> 8) & 0x0F)
|
|
#define netxen_get_sts_totallength(sts_data) \
|
|
(((sts_data) >> 12) & 0xFFFF)
|
|
#define netxen_get_sts_refhandle(sts_data) \
|
|
(((sts_data) >> 28) & 0xFFFF)
|
|
#define netxen_get_sts_prot(sts_data) \
|
|
(((sts_data) >> 44) & 0x0F)
|
|
#define netxen_get_sts_pkt_offset(sts_data) \
|
|
(((sts_data) >> 48) & 0x1F)
|
|
#define netxen_get_sts_opcode(sts_data) \
|
|
(((sts_data) >> 58) & 0x03F)
|
|
|
|
struct status_desc {
|
|
/* Bit pattern: 0-3 port, 4-7 status, 8-11 type, 12-27 total_length
|
|
28-43 reference_handle, 44-47 protocol, 48-52 pkt_offset
|
|
53-55 desc_cnt, 56-57 owner, 58-63 opcode
|
|
*/
|
|
__le64 status_desc_data;
|
|
union {
|
|
struct {
|
|
__le32 hash_value;
|
|
u8 hash_type;
|
|
u8 msg_type;
|
|
u8 unused;
|
|
union {
|
|
/* Bit pattern: 0-6 lro_count indicates frag
|
|
* sequence, 7 last_frag indicates last frag
|
|
*/
|
|
u8 lro;
|
|
|
|
/* chained buffers */
|
|
u8 nr_frags;
|
|
};
|
|
};
|
|
struct {
|
|
__le16 frag_handles[4];
|
|
};
|
|
};
|
|
} __attribute__ ((aligned(16)));
|
|
|
|
enum {
|
|
NETXEN_RCV_PEG_0 = 0,
|
|
NETXEN_RCV_PEG_1
|
|
};
|
|
/* The version of the main data structure */
|
|
#define NETXEN_BDINFO_VERSION 1
|
|
|
|
/* Magic number to let user know flash is programmed */
|
|
#define NETXEN_BDINFO_MAGIC 0x12345678
|
|
|
|
/* Max number of Gig ports on a Phantom board */
|
|
#define NETXEN_MAX_PORTS 4
|
|
|
|
typedef enum {
|
|
NETXEN_BRDTYPE_P1_BD = 0x0000,
|
|
NETXEN_BRDTYPE_P1_SB = 0x0001,
|
|
NETXEN_BRDTYPE_P1_SMAX = 0x0002,
|
|
NETXEN_BRDTYPE_P1_SOCK = 0x0003,
|
|
|
|
NETXEN_BRDTYPE_P2_SOCK_31 = 0x0008,
|
|
NETXEN_BRDTYPE_P2_SOCK_35 = 0x0009,
|
|
NETXEN_BRDTYPE_P2_SB35_4G = 0x000a,
|
|
NETXEN_BRDTYPE_P2_SB31_10G = 0x000b,
|
|
NETXEN_BRDTYPE_P2_SB31_2G = 0x000c,
|
|
|
|
NETXEN_BRDTYPE_P2_SB31_10G_IMEZ = 0x000d,
|
|
NETXEN_BRDTYPE_P2_SB31_10G_HMEZ = 0x000e,
|
|
NETXEN_BRDTYPE_P2_SB31_10G_CX4 = 0x000f,
|
|
|
|
NETXEN_BRDTYPE_P3_REF_QG = 0x0021,
|
|
NETXEN_BRDTYPE_P3_HMEZ = 0x0022,
|
|
NETXEN_BRDTYPE_P3_10G_CX4_LP = 0x0023,
|
|
NETXEN_BRDTYPE_P3_4_GB = 0x0024,
|
|
NETXEN_BRDTYPE_P3_IMEZ = 0x0025,
|
|
NETXEN_BRDTYPE_P3_10G_SFP_PLUS = 0x0026,
|
|
NETXEN_BRDTYPE_P3_10000_BASE_T = 0x0027,
|
|
NETXEN_BRDTYPE_P3_XG_LOM = 0x0028,
|
|
NETXEN_BRDTYPE_P3_4_GB_MM = 0x0029,
|
|
NETXEN_BRDTYPE_P3_10G_SFP_CT = 0x002a,
|
|
NETXEN_BRDTYPE_P3_10G_SFP_QT = 0x002b,
|
|
NETXEN_BRDTYPE_P3_10G_CX4 = 0x0031,
|
|
NETXEN_BRDTYPE_P3_10G_XFP = 0x0032,
|
|
NETXEN_BRDTYPE_P3_10G_TP = 0x0080
|
|
|
|
} netxen_brdtype_t;
|
|
|
|
typedef enum {
|
|
NETXEN_BRDMFG_INVENTEC = 1
|
|
} netxen_brdmfg;
|
|
|
|
typedef enum {
|
|
MEM_ORG_128Mbx4 = 0x0, /* DDR1 only */
|
|
MEM_ORG_128Mbx8 = 0x1, /* DDR1 only */
|
|
MEM_ORG_128Mbx16 = 0x2, /* DDR1 only */
|
|
MEM_ORG_256Mbx4 = 0x3,
|
|
MEM_ORG_256Mbx8 = 0x4,
|
|
MEM_ORG_256Mbx16 = 0x5,
|
|
MEM_ORG_512Mbx4 = 0x6,
|
|
MEM_ORG_512Mbx8 = 0x7,
|
|
MEM_ORG_512Mbx16 = 0x8,
|
|
MEM_ORG_1Gbx4 = 0x9,
|
|
MEM_ORG_1Gbx8 = 0xa,
|
|
MEM_ORG_1Gbx16 = 0xb,
|
|
MEM_ORG_2Gbx4 = 0xc,
|
|
MEM_ORG_2Gbx8 = 0xd,
|
|
MEM_ORG_2Gbx16 = 0xe,
|
|
MEM_ORG_128Mbx32 = 0x10002, /* GDDR only */
|
|
MEM_ORG_256Mbx32 = 0x10005 /* GDDR only */
|
|
} netxen_mn_mem_org_t;
|
|
|
|
typedef enum {
|
|
MEM_ORG_512Kx36 = 0x0,
|
|
MEM_ORG_1Mx36 = 0x1,
|
|
MEM_ORG_2Mx36 = 0x2
|
|
} netxen_sn_mem_org_t;
|
|
|
|
typedef enum {
|
|
MEM_DEPTH_4MB = 0x1,
|
|
MEM_DEPTH_8MB = 0x2,
|
|
MEM_DEPTH_16MB = 0x3,
|
|
MEM_DEPTH_32MB = 0x4,
|
|
MEM_DEPTH_64MB = 0x5,
|
|
MEM_DEPTH_128MB = 0x6,
|
|
MEM_DEPTH_256MB = 0x7,
|
|
MEM_DEPTH_512MB = 0x8,
|
|
MEM_DEPTH_1GB = 0x9,
|
|
MEM_DEPTH_2GB = 0xa,
|
|
MEM_DEPTH_4GB = 0xb,
|
|
MEM_DEPTH_8GB = 0xc,
|
|
MEM_DEPTH_16GB = 0xd,
|
|
MEM_DEPTH_32GB = 0xe
|
|
} netxen_mem_depth_t;
|
|
|
|
struct netxen_board_info {
|
|
u32 header_version;
|
|
|
|
u32 board_mfg;
|
|
u32 board_type;
|
|
u32 board_num;
|
|
u32 chip_id;
|
|
u32 chip_minor;
|
|
u32 chip_major;
|
|
u32 chip_pkg;
|
|
u32 chip_lot;
|
|
|
|
u32 port_mask; /* available niu ports */
|
|
u32 peg_mask; /* available pegs */
|
|
u32 icache_ok; /* can we run with icache? */
|
|
u32 dcache_ok; /* can we run with dcache? */
|
|
u32 casper_ok;
|
|
|
|
u32 mac_addr_lo_0;
|
|
u32 mac_addr_lo_1;
|
|
u32 mac_addr_lo_2;
|
|
u32 mac_addr_lo_3;
|
|
|
|
/* MN-related config */
|
|
u32 mn_sync_mode; /* enable/ sync shift cclk/ sync shift mclk */
|
|
u32 mn_sync_shift_cclk;
|
|
u32 mn_sync_shift_mclk;
|
|
u32 mn_wb_en;
|
|
u32 mn_crystal_freq; /* in MHz */
|
|
u32 mn_speed; /* in MHz */
|
|
u32 mn_org;
|
|
u32 mn_depth;
|
|
u32 mn_ranks_0; /* ranks per slot */
|
|
u32 mn_ranks_1; /* ranks per slot */
|
|
u32 mn_rd_latency_0;
|
|
u32 mn_rd_latency_1;
|
|
u32 mn_rd_latency_2;
|
|
u32 mn_rd_latency_3;
|
|
u32 mn_rd_latency_4;
|
|
u32 mn_rd_latency_5;
|
|
u32 mn_rd_latency_6;
|
|
u32 mn_rd_latency_7;
|
|
u32 mn_rd_latency_8;
|
|
u32 mn_dll_val[18];
|
|
u32 mn_mode_reg; /* MIU DDR Mode Register */
|
|
u32 mn_ext_mode_reg; /* MIU DDR Extended Mode Register */
|
|
u32 mn_timing_0; /* MIU Memory Control Timing Rgister */
|
|
u32 mn_timing_1; /* MIU Extended Memory Ctrl Timing Register */
|
|
u32 mn_timing_2; /* MIU Extended Memory Ctrl Timing2 Register */
|
|
|
|
/* SN-related config */
|
|
u32 sn_sync_mode; /* enable/ sync shift cclk / sync shift mclk */
|
|
u32 sn_pt_mode; /* pass through mode */
|
|
u32 sn_ecc_en;
|
|
u32 sn_wb_en;
|
|
u32 sn_crystal_freq;
|
|
u32 sn_speed;
|
|
u32 sn_org;
|
|
u32 sn_depth;
|
|
u32 sn_dll_tap;
|
|
u32 sn_rd_latency;
|
|
|
|
u32 mac_addr_hi_0;
|
|
u32 mac_addr_hi_1;
|
|
u32 mac_addr_hi_2;
|
|
u32 mac_addr_hi_3;
|
|
|
|
u32 magic; /* indicates flash has been initialized */
|
|
|
|
u32 mn_rdimm;
|
|
u32 mn_dll_override;
|
|
|
|
};
|
|
|
|
#define FLASH_NUM_PORTS (4)
|
|
|
|
struct netxen_flash_mac_addr {
|
|
u32 flash_addr[32];
|
|
};
|
|
|
|
struct netxen_user_old_info {
|
|
u8 flash_md5[16];
|
|
u8 crbinit_md5[16];
|
|
u8 brdcfg_md5[16];
|
|
/* bootloader */
|
|
u32 bootld_version;
|
|
u32 bootld_size;
|
|
u8 bootld_md5[16];
|
|
/* image */
|
|
u32 image_version;
|
|
u32 image_size;
|
|
u8 image_md5[16];
|
|
/* primary image status */
|
|
u32 primary_status;
|
|
u32 secondary_present;
|
|
|
|
/* MAC address , 4 ports */
|
|
struct netxen_flash_mac_addr mac_addr[FLASH_NUM_PORTS];
|
|
};
|
|
#define FLASH_NUM_MAC_PER_PORT 32
|
|
struct netxen_user_info {
|
|
u8 flash_md5[16 * 64];
|
|
/* bootloader */
|
|
u32 bootld_version;
|
|
u32 bootld_size;
|
|
/* image */
|
|
u32 image_version;
|
|
u32 image_size;
|
|
/* primary image status */
|
|
u32 primary_status;
|
|
u32 secondary_present;
|
|
|
|
/* MAC address , 4 ports, 32 address per port */
|
|
u64 mac_addr[FLASH_NUM_PORTS * FLASH_NUM_MAC_PER_PORT];
|
|
u32 sub_sys_id;
|
|
u8 serial_num[32];
|
|
|
|
/* Any user defined data */
|
|
};
|
|
|
|
/*
|
|
* Flash Layout - new format.
|
|
*/
|
|
struct netxen_new_user_info {
|
|
u8 flash_md5[16 * 64];
|
|
/* bootloader */
|
|
u32 bootld_version;
|
|
u32 bootld_size;
|
|
/* image */
|
|
u32 image_version;
|
|
u32 image_size;
|
|
/* primary image status */
|
|
u32 primary_status;
|
|
u32 secondary_present;
|
|
|
|
/* MAC address , 4 ports, 32 address per port */
|
|
u64 mac_addr[FLASH_NUM_PORTS * FLASH_NUM_MAC_PER_PORT];
|
|
u32 sub_sys_id;
|
|
u8 serial_num[32];
|
|
|
|
/* Any user defined data */
|
|
};
|
|
|
|
#define SECONDARY_IMAGE_PRESENT 0xb3b4b5b6
|
|
#define SECONDARY_IMAGE_ABSENT 0xffffffff
|
|
#define PRIMARY_IMAGE_GOOD 0x5a5a5a5a
|
|
#define PRIMARY_IMAGE_BAD 0xffffffff
|
|
|
|
/* Flash memory map */
|
|
typedef enum {
|
|
NETXEN_CRBINIT_START = 0, /* Crbinit section */
|
|
NETXEN_BRDCFG_START = 0x4000, /* board config */
|
|
NETXEN_INITCODE_START = 0x6000, /* pegtune code */
|
|
NETXEN_BOOTLD_START = 0x10000, /* bootld */
|
|
NETXEN_IMAGE_START = 0x43000, /* compressed image */
|
|
NETXEN_SECONDARY_START = 0x200000, /* backup images */
|
|
NETXEN_PXE_START = 0x3E0000, /* user defined region */
|
|
NETXEN_USER_START = 0x3E8000, /* User defined region for new boards */
|
|
NETXEN_FIXED_START = 0x3F0000 /* backup of crbinit */
|
|
} netxen_flash_map_t;
|
|
|
|
#define NX_FW_VERSION_OFFSET (NETXEN_USER_START+0x408)
|
|
#define NX_FW_SIZE_OFFSET (NETXEN_USER_START+0x40c)
|
|
#define NX_BIOS_VERSION_OFFSET (NETXEN_USER_START+0x83c)
|
|
#define NX_FW_MAGIC_OFFSET (NETXEN_BRDCFG_START+0x128)
|
|
#define NX_FW_MIN_SIZE (0x3fffff)
|
|
#define NX_P2_MN_ROMIMAGE 0
|
|
#define NX_P3_CT_ROMIMAGE 1
|
|
#define NX_P3_MN_ROMIMAGE 2
|
|
|
|
#define NETXEN_USER_START_OLD NETXEN_PXE_START /* for backward compatibility */
|
|
|
|
#define NETXEN_FLASH_START (NETXEN_CRBINIT_START)
|
|
#define NETXEN_INIT_SECTOR (0)
|
|
#define NETXEN_PRIMARY_START (NETXEN_BOOTLD_START)
|
|
#define NETXEN_FLASH_CRBINIT_SIZE (0x4000)
|
|
#define NETXEN_FLASH_BRDCFG_SIZE (sizeof(struct netxen_board_info))
|
|
#define NETXEN_FLASH_USER_SIZE (sizeof(struct netxen_user_info)/sizeof(u32))
|
|
#define NETXEN_FLASH_SECONDARY_SIZE (NETXEN_USER_START-NETXEN_SECONDARY_START)
|
|
#define NETXEN_NUM_PRIMARY_SECTORS (0x20)
|
|
#define NETXEN_NUM_CONFIG_SECTORS (1)
|
|
#define PFX "NetXen: "
|
|
extern char netxen_nic_driver_name[];
|
|
|
|
/* Note: Make sure to not call this before adapter->port is valid */
|
|
#if !defined(NETXEN_DEBUG)
|
|
#define DPRINTK(klevel, fmt, args...) do { \
|
|
} while (0)
|
|
#else
|
|
#define DPRINTK(klevel, fmt, args...) do { \
|
|
printk(KERN_##klevel PFX "%s: %s: " fmt, __func__,\
|
|
(adapter != NULL && adapter->netdev != NULL) ? \
|
|
adapter->netdev->name : NULL, \
|
|
## args); } while(0)
|
|
#endif
|
|
|
|
/* Number of status descriptors to handle per interrupt */
|
|
#define MAX_STATUS_HANDLE (64)
|
|
|
|
/*
|
|
* netxen_skb_frag{} is to contain mapping info for each SG list. This
|
|
* has to be freed when DMA is complete. This is part of netxen_tx_buffer{}.
|
|
*/
|
|
struct netxen_skb_frag {
|
|
u64 dma;
|
|
ulong length;
|
|
};
|
|
|
|
#define _netxen_set_bits(config_word, start, bits, val) {\
|
|
unsigned long long __tmask = (((1ULL << (bits)) - 1) << (start));\
|
|
unsigned long long __tvalue = (val); \
|
|
(config_word) &= ~__tmask; \
|
|
(config_word) |= (((__tvalue) << (start)) & __tmask); \
|
|
}
|
|
|
|
#define _netxen_clear_bits(config_word, start, bits) {\
|
|
unsigned long long __tmask = (((1ULL << (bits)) - 1) << (start)); \
|
|
(config_word) &= ~__tmask; \
|
|
}
|
|
|
|
/* Following defines are for the state of the buffers */
|
|
#define NETXEN_BUFFER_FREE 0
|
|
#define NETXEN_BUFFER_BUSY 1
|
|
|
|
/*
|
|
* There will be one netxen_buffer per skb packet. These will be
|
|
* used to save the dma info for pci_unmap_page()
|
|
*/
|
|
struct netxen_cmd_buffer {
|
|
struct sk_buff *skb;
|
|
struct netxen_skb_frag frag_array[MAX_BUFFERS_PER_CMD + 1];
|
|
u32 frag_count;
|
|
};
|
|
|
|
/* In rx_buffer, we do not need multiple fragments as is a single buffer */
|
|
struct netxen_rx_buffer {
|
|
struct list_head list;
|
|
struct sk_buff *skb;
|
|
u64 dma;
|
|
u16 ref_handle;
|
|
u16 state;
|
|
};
|
|
|
|
/* Board types */
|
|
#define NETXEN_NIC_GBE 0x01
|
|
#define NETXEN_NIC_XGBE 0x02
|
|
|
|
/*
|
|
* One hardware_context{} per adapter
|
|
* contains interrupt info as well shared hardware info.
|
|
*/
|
|
struct netxen_hardware_context {
|
|
void __iomem *pci_base0;
|
|
void __iomem *pci_base1;
|
|
void __iomem *pci_base2;
|
|
void __iomem *db_base;
|
|
unsigned long db_len;
|
|
unsigned long pci_len0;
|
|
|
|
int qdr_sn_window;
|
|
int ddr_mn_window;
|
|
unsigned long mn_win_crb;
|
|
unsigned long ms_win_crb;
|
|
|
|
u8 cut_through;
|
|
u8 revision_id;
|
|
u16 port_type;
|
|
int board_type;
|
|
u32 linkup;
|
|
/* Address of cmd ring in Phantom */
|
|
struct cmd_desc_type0 *cmd_desc_head;
|
|
dma_addr_t cmd_desc_phys_addr;
|
|
struct netxen_adapter *adapter;
|
|
int pci_func;
|
|
};
|
|
|
|
#define MINIMUM_ETHERNET_FRAME_SIZE 64 /* With FCS */
|
|
#define ETHERNET_FCS_SIZE 4
|
|
|
|
struct netxen_adapter_stats {
|
|
u64 rcvdbadskb;
|
|
u64 xmitcalled;
|
|
u64 xmitedframes;
|
|
u64 xmitfinished;
|
|
u64 badskblen;
|
|
u64 nocmddescriptor;
|
|
u64 polled;
|
|
u64 rxdropped;
|
|
u64 txdropped;
|
|
u64 csummed;
|
|
u64 no_rcv;
|
|
u64 rxbytes;
|
|
u64 txbytes;
|
|
u64 ints;
|
|
};
|
|
|
|
/*
|
|
* Rcv Descriptor Context. One such per Rcv Descriptor. There may
|
|
* be one Rcv Descriptor for normal packets, one for jumbo and may be others.
|
|
*/
|
|
struct nx_host_rds_ring {
|
|
u32 producer;
|
|
u32 crb_rcv_producer;
|
|
u32 num_desc;
|
|
u32 dma_size;
|
|
u32 skb_size;
|
|
u32 flags;
|
|
struct rcv_desc *desc_head;
|
|
struct netxen_rx_buffer *rx_buf_arr;
|
|
struct list_head free_list;
|
|
spinlock_t lock;
|
|
dma_addr_t phys_addr;
|
|
};
|
|
|
|
struct nx_host_sds_ring {
|
|
u32 consumer;
|
|
u32 crb_sts_consumer;
|
|
u32 crb_intr_mask;
|
|
u32 num_desc;
|
|
|
|
struct status_desc *desc_head;
|
|
struct netxen_adapter *adapter;
|
|
struct napi_struct napi;
|
|
struct list_head free_list[NUM_RCV_DESC_RINGS];
|
|
|
|
u16 clean_tx;
|
|
u16 post_rxd;
|
|
int irq;
|
|
|
|
dma_addr_t phys_addr;
|
|
char name[IFNAMSIZ+4];
|
|
};
|
|
|
|
/*
|
|
* Receive context. There is one such structure per instance of the
|
|
* receive processing. Any state information that is relevant to
|
|
* the receive, and is must be in this structure. The global data may be
|
|
* present elsewhere.
|
|
*/
|
|
struct netxen_recv_context {
|
|
u32 state;
|
|
u16 context_id;
|
|
u16 virt_port;
|
|
|
|
struct nx_host_rds_ring rds_rings[NUM_RCV_DESC_RINGS];
|
|
struct nx_host_sds_ring sds_rings[NUM_STS_DESC_RINGS];
|
|
};
|
|
|
|
/* New HW context creation */
|
|
|
|
#define NX_OS_CRB_RETRY_COUNT 4000
|
|
#define NX_CDRP_SIGNATURE_MAKE(pcifn, version) \
|
|
(((pcifn) & 0xff) | (((version) & 0xff) << 8) | (0xcafe << 16))
|
|
|
|
#define NX_CDRP_CLEAR 0x00000000
|
|
#define NX_CDRP_CMD_BIT 0x80000000
|
|
|
|
/*
|
|
* All responses must have the NX_CDRP_CMD_BIT cleared
|
|
* in the crb NX_CDRP_CRB_OFFSET.
|
|
*/
|
|
#define NX_CDRP_FORM_RSP(rsp) (rsp)
|
|
#define NX_CDRP_IS_RSP(rsp) (((rsp) & NX_CDRP_CMD_BIT) == 0)
|
|
|
|
#define NX_CDRP_RSP_OK 0x00000001
|
|
#define NX_CDRP_RSP_FAIL 0x00000002
|
|
#define NX_CDRP_RSP_TIMEOUT 0x00000003
|
|
|
|
/*
|
|
* All commands must have the NX_CDRP_CMD_BIT set in
|
|
* the crb NX_CDRP_CRB_OFFSET.
|
|
*/
|
|
#define NX_CDRP_FORM_CMD(cmd) (NX_CDRP_CMD_BIT | (cmd))
|
|
#define NX_CDRP_IS_CMD(cmd) (((cmd) & NX_CDRP_CMD_BIT) != 0)
|
|
|
|
#define NX_CDRP_CMD_SUBMIT_CAPABILITIES 0x00000001
|
|
#define NX_CDRP_CMD_READ_MAX_RDS_PER_CTX 0x00000002
|
|
#define NX_CDRP_CMD_READ_MAX_SDS_PER_CTX 0x00000003
|
|
#define NX_CDRP_CMD_READ_MAX_RULES_PER_CTX 0x00000004
|
|
#define NX_CDRP_CMD_READ_MAX_RX_CTX 0x00000005
|
|
#define NX_CDRP_CMD_READ_MAX_TX_CTX 0x00000006
|
|
#define NX_CDRP_CMD_CREATE_RX_CTX 0x00000007
|
|
#define NX_CDRP_CMD_DESTROY_RX_CTX 0x00000008
|
|
#define NX_CDRP_CMD_CREATE_TX_CTX 0x00000009
|
|
#define NX_CDRP_CMD_DESTROY_TX_CTX 0x0000000a
|
|
#define NX_CDRP_CMD_SETUP_STATISTICS 0x0000000e
|
|
#define NX_CDRP_CMD_GET_STATISTICS 0x0000000f
|
|
#define NX_CDRP_CMD_DELETE_STATISTICS 0x00000010
|
|
#define NX_CDRP_CMD_SET_MTU 0x00000012
|
|
#define NX_CDRP_CMD_MAX 0x00000013
|
|
|
|
#define NX_RCODE_SUCCESS 0
|
|
#define NX_RCODE_NO_HOST_MEM 1
|
|
#define NX_RCODE_NO_HOST_RESOURCE 2
|
|
#define NX_RCODE_NO_CARD_CRB 3
|
|
#define NX_RCODE_NO_CARD_MEM 4
|
|
#define NX_RCODE_NO_CARD_RESOURCE 5
|
|
#define NX_RCODE_INVALID_ARGS 6
|
|
#define NX_RCODE_INVALID_ACTION 7
|
|
#define NX_RCODE_INVALID_STATE 8
|
|
#define NX_RCODE_NOT_SUPPORTED 9
|
|
#define NX_RCODE_NOT_PERMITTED 10
|
|
#define NX_RCODE_NOT_READY 11
|
|
#define NX_RCODE_DOES_NOT_EXIST 12
|
|
#define NX_RCODE_ALREADY_EXISTS 13
|
|
#define NX_RCODE_BAD_SIGNATURE 14
|
|
#define NX_RCODE_CMD_NOT_IMPL 15
|
|
#define NX_RCODE_CMD_INVALID 16
|
|
#define NX_RCODE_TIMEOUT 17
|
|
#define NX_RCODE_CMD_FAILED 18
|
|
#define NX_RCODE_MAX_EXCEEDED 19
|
|
#define NX_RCODE_MAX 20
|
|
|
|
#define NX_DESTROY_CTX_RESET 0
|
|
#define NX_DESTROY_CTX_D3_RESET 1
|
|
#define NX_DESTROY_CTX_MAX 2
|
|
|
|
/*
|
|
* Capabilities
|
|
*/
|
|
#define NX_CAP_BIT(class, bit) (1 << bit)
|
|
#define NX_CAP0_LEGACY_CONTEXT NX_CAP_BIT(0, 0)
|
|
#define NX_CAP0_MULTI_CONTEXT NX_CAP_BIT(0, 1)
|
|
#define NX_CAP0_LEGACY_MN NX_CAP_BIT(0, 2)
|
|
#define NX_CAP0_LEGACY_MS NX_CAP_BIT(0, 3)
|
|
#define NX_CAP0_CUT_THROUGH NX_CAP_BIT(0, 4)
|
|
#define NX_CAP0_LRO NX_CAP_BIT(0, 5)
|
|
#define NX_CAP0_LSO NX_CAP_BIT(0, 6)
|
|
#define NX_CAP0_JUMBO_CONTIGUOUS NX_CAP_BIT(0, 7)
|
|
#define NX_CAP0_LRO_CONTIGUOUS NX_CAP_BIT(0, 8)
|
|
|
|
/*
|
|
* Context state
|
|
*/
|
|
#define NX_HOST_CTX_STATE_FREED 0
|
|
#define NX_HOST_CTX_STATE_ALLOCATED 1
|
|
#define NX_HOST_CTX_STATE_ACTIVE 2
|
|
#define NX_HOST_CTX_STATE_DISABLED 3
|
|
#define NX_HOST_CTX_STATE_QUIESCED 4
|
|
#define NX_HOST_CTX_STATE_MAX 5
|
|
|
|
/*
|
|
* Rx context
|
|
*/
|
|
|
|
typedef struct {
|
|
__le64 host_phys_addr; /* Ring base addr */
|
|
__le32 ring_size; /* Ring entries */
|
|
__le16 msi_index;
|
|
__le16 rsvd; /* Padding */
|
|
} nx_hostrq_sds_ring_t;
|
|
|
|
typedef struct {
|
|
__le64 host_phys_addr; /* Ring base addr */
|
|
__le64 buff_size; /* Packet buffer size */
|
|
__le32 ring_size; /* Ring entries */
|
|
__le32 ring_kind; /* Class of ring */
|
|
} nx_hostrq_rds_ring_t;
|
|
|
|
typedef struct {
|
|
__le64 host_rsp_dma_addr; /* Response dma'd here */
|
|
__le32 capabilities[4]; /* Flag bit vector */
|
|
__le32 host_int_crb_mode; /* Interrupt crb usage */
|
|
__le32 host_rds_crb_mode; /* RDS crb usage */
|
|
/* These ring offsets are relative to data[0] below */
|
|
__le32 rds_ring_offset; /* Offset to RDS config */
|
|
__le32 sds_ring_offset; /* Offset to SDS config */
|
|
__le16 num_rds_rings; /* Count of RDS rings */
|
|
__le16 num_sds_rings; /* Count of SDS rings */
|
|
__le16 rsvd1; /* Padding */
|
|
__le16 rsvd2; /* Padding */
|
|
u8 reserved[128]; /* reserve space for future expansion*/
|
|
/* MUST BE 64-bit aligned.
|
|
The following is packed:
|
|
- N hostrq_rds_rings
|
|
- N hostrq_sds_rings */
|
|
char data[0];
|
|
} nx_hostrq_rx_ctx_t;
|
|
|
|
typedef struct {
|
|
__le32 host_producer_crb; /* Crb to use */
|
|
__le32 rsvd1; /* Padding */
|
|
} nx_cardrsp_rds_ring_t;
|
|
|
|
typedef struct {
|
|
__le32 host_consumer_crb; /* Crb to use */
|
|
__le32 interrupt_crb; /* Crb to use */
|
|
} nx_cardrsp_sds_ring_t;
|
|
|
|
typedef struct {
|
|
/* These ring offsets are relative to data[0] below */
|
|
__le32 rds_ring_offset; /* Offset to RDS config */
|
|
__le32 sds_ring_offset; /* Offset to SDS config */
|
|
__le32 host_ctx_state; /* Starting State */
|
|
__le32 num_fn_per_port; /* How many PCI fn share the port */
|
|
__le16 num_rds_rings; /* Count of RDS rings */
|
|
__le16 num_sds_rings; /* Count of SDS rings */
|
|
__le16 context_id; /* Handle for context */
|
|
u8 phys_port; /* Physical id of port */
|
|
u8 virt_port; /* Virtual/Logical id of port */
|
|
u8 reserved[128]; /* save space for future expansion */
|
|
/* MUST BE 64-bit aligned.
|
|
The following is packed:
|
|
- N cardrsp_rds_rings
|
|
- N cardrs_sds_rings */
|
|
char data[0];
|
|
} nx_cardrsp_rx_ctx_t;
|
|
|
|
#define SIZEOF_HOSTRQ_RX(HOSTRQ_RX, rds_rings, sds_rings) \
|
|
(sizeof(HOSTRQ_RX) + \
|
|
(rds_rings)*(sizeof(nx_hostrq_rds_ring_t)) + \
|
|
(sds_rings)*(sizeof(nx_hostrq_sds_ring_t)))
|
|
|
|
#define SIZEOF_CARDRSP_RX(CARDRSP_RX, rds_rings, sds_rings) \
|
|
(sizeof(CARDRSP_RX) + \
|
|
(rds_rings)*(sizeof(nx_cardrsp_rds_ring_t)) + \
|
|
(sds_rings)*(sizeof(nx_cardrsp_sds_ring_t)))
|
|
|
|
/*
|
|
* Tx context
|
|
*/
|
|
|
|
typedef struct {
|
|
__le64 host_phys_addr; /* Ring base addr */
|
|
__le32 ring_size; /* Ring entries */
|
|
__le32 rsvd; /* Padding */
|
|
} nx_hostrq_cds_ring_t;
|
|
|
|
typedef struct {
|
|
__le64 host_rsp_dma_addr; /* Response dma'd here */
|
|
__le64 cmd_cons_dma_addr; /* */
|
|
__le64 dummy_dma_addr; /* */
|
|
__le32 capabilities[4]; /* Flag bit vector */
|
|
__le32 host_int_crb_mode; /* Interrupt crb usage */
|
|
__le32 rsvd1; /* Padding */
|
|
__le16 rsvd2; /* Padding */
|
|
__le16 interrupt_ctl;
|
|
__le16 msi_index;
|
|
__le16 rsvd3; /* Padding */
|
|
nx_hostrq_cds_ring_t cds_ring; /* Desc of cds ring */
|
|
u8 reserved[128]; /* future expansion */
|
|
} nx_hostrq_tx_ctx_t;
|
|
|
|
typedef struct {
|
|
__le32 host_producer_crb; /* Crb to use */
|
|
__le32 interrupt_crb; /* Crb to use */
|
|
} nx_cardrsp_cds_ring_t;
|
|
|
|
typedef struct {
|
|
__le32 host_ctx_state; /* Starting state */
|
|
__le16 context_id; /* Handle for context */
|
|
u8 phys_port; /* Physical id of port */
|
|
u8 virt_port; /* Virtual/Logical id of port */
|
|
nx_cardrsp_cds_ring_t cds_ring; /* Card cds settings */
|
|
u8 reserved[128]; /* future expansion */
|
|
} nx_cardrsp_tx_ctx_t;
|
|
|
|
#define SIZEOF_HOSTRQ_TX(HOSTRQ_TX) (sizeof(HOSTRQ_TX))
|
|
#define SIZEOF_CARDRSP_TX(CARDRSP_TX) (sizeof(CARDRSP_TX))
|
|
|
|
/* CRB */
|
|
|
|
#define NX_HOST_RDS_CRB_MODE_UNIQUE 0
|
|
#define NX_HOST_RDS_CRB_MODE_SHARED 1
|
|
#define NX_HOST_RDS_CRB_MODE_CUSTOM 2
|
|
#define NX_HOST_RDS_CRB_MODE_MAX 3
|
|
|
|
#define NX_HOST_INT_CRB_MODE_UNIQUE 0
|
|
#define NX_HOST_INT_CRB_MODE_SHARED 1
|
|
#define NX_HOST_INT_CRB_MODE_NORX 2
|
|
#define NX_HOST_INT_CRB_MODE_NOTX 3
|
|
#define NX_HOST_INT_CRB_MODE_NORXTX 4
|
|
|
|
|
|
/* MAC */
|
|
|
|
#define MC_COUNT_P2 16
|
|
#define MC_COUNT_P3 38
|
|
|
|
#define NETXEN_MAC_NOOP 0
|
|
#define NETXEN_MAC_ADD 1
|
|
#define NETXEN_MAC_DEL 2
|
|
|
|
typedef struct nx_mac_list_s {
|
|
struct nx_mac_list_s *next;
|
|
uint8_t mac_addr[MAX_ADDR_LEN];
|
|
} nx_mac_list_t;
|
|
|
|
/*
|
|
* Interrupt coalescing defaults. The defaults are for 1500 MTU. It is
|
|
* adjusted based on configured MTU.
|
|
*/
|
|
#define NETXEN_DEFAULT_INTR_COALESCE_RX_TIME_US 3
|
|
#define NETXEN_DEFAULT_INTR_COALESCE_RX_PACKETS 256
|
|
#define NETXEN_DEFAULT_INTR_COALESCE_TX_PACKETS 64
|
|
#define NETXEN_DEFAULT_INTR_COALESCE_TX_TIME_US 4
|
|
|
|
#define NETXEN_NIC_INTR_DEFAULT 0x04
|
|
|
|
typedef union {
|
|
struct {
|
|
uint16_t rx_packets;
|
|
uint16_t rx_time_us;
|
|
uint16_t tx_packets;
|
|
uint16_t tx_time_us;
|
|
} data;
|
|
uint64_t word;
|
|
} nx_nic_intr_coalesce_data_t;
|
|
|
|
typedef struct {
|
|
uint16_t stats_time_us;
|
|
uint16_t rate_sample_time;
|
|
uint16_t flags;
|
|
uint16_t rsvd_1;
|
|
uint32_t low_threshold;
|
|
uint32_t high_threshold;
|
|
nx_nic_intr_coalesce_data_t normal;
|
|
nx_nic_intr_coalesce_data_t low;
|
|
nx_nic_intr_coalesce_data_t high;
|
|
nx_nic_intr_coalesce_data_t irq;
|
|
} nx_nic_intr_coalesce_t;
|
|
|
|
#define NX_HOST_REQUEST 0x13
|
|
#define NX_NIC_REQUEST 0x14
|
|
|
|
#define NX_MAC_EVENT 0x1
|
|
|
|
enum {
|
|
NX_NIC_H2C_OPCODE_START = 0,
|
|
NX_NIC_H2C_OPCODE_CONFIG_RSS,
|
|
NX_NIC_H2C_OPCODE_CONFIG_RSS_TBL,
|
|
NX_NIC_H2C_OPCODE_CONFIG_INTR_COALESCE,
|
|
NX_NIC_H2C_OPCODE_CONFIG_LED,
|
|
NX_NIC_H2C_OPCODE_CONFIG_PROMISCUOUS,
|
|
NX_NIC_H2C_OPCODE_CONFIG_L2_MAC,
|
|
NX_NIC_H2C_OPCODE_LRO_REQUEST,
|
|
NX_NIC_H2C_OPCODE_GET_SNMP_STATS,
|
|
NX_NIC_H2C_OPCODE_PROXY_START_REQUEST,
|
|
NX_NIC_H2C_OPCODE_PROXY_STOP_REQUEST,
|
|
NX_NIC_H2C_OPCODE_PROXY_SET_MTU,
|
|
NX_NIC_H2C_OPCODE_PROXY_SET_VPORT_MISS_MODE,
|
|
NX_H2P_OPCODE_GET_FINGER_PRINT_REQUEST,
|
|
NX_H2P_OPCODE_INSTALL_LICENSE_REQUEST,
|
|
NX_H2P_OPCODE_GET_LICENSE_CAPABILITY_REQUEST,
|
|
NX_NIC_H2C_OPCODE_GET_NET_STATS,
|
|
NX_NIC_H2C_OPCODE_LAST
|
|
};
|
|
|
|
#define VPORT_MISS_MODE_DROP 0 /* drop all unmatched */
|
|
#define VPORT_MISS_MODE_ACCEPT_ALL 1 /* accept all packets */
|
|
#define VPORT_MISS_MODE_ACCEPT_MULTI 2 /* accept unmatched multicast */
|
|
|
|
typedef struct {
|
|
__le64 qhdr;
|
|
__le64 req_hdr;
|
|
__le64 words[6];
|
|
} nx_nic_req_t;
|
|
|
|
typedef struct {
|
|
u8 op;
|
|
u8 tag;
|
|
u8 mac_addr[6];
|
|
} nx_mac_req_t;
|
|
|
|
#define MAX_PENDING_DESC_BLOCK_SIZE 64
|
|
|
|
#define NETXEN_NIC_MSI_ENABLED 0x02
|
|
#define NETXEN_NIC_MSIX_ENABLED 0x04
|
|
#define NETXEN_IS_MSI_FAMILY(adapter) \
|
|
((adapter)->flags & (NETXEN_NIC_MSI_ENABLED | NETXEN_NIC_MSIX_ENABLED))
|
|
|
|
#define MSIX_ENTRIES_PER_ADAPTER NUM_STS_DESC_RINGS
|
|
#define NETXEN_MSIX_TBL_SPACE 8192
|
|
#define NETXEN_PCI_REG_MSIX_TBL 0x44
|
|
|
|
#define NETXEN_DB_MAPSIZE_BYTES 0x1000
|
|
|
|
#define NETXEN_NETDEV_WEIGHT 128
|
|
#define NETXEN_ADAPTER_UP_MAGIC 777
|
|
#define NETXEN_NIC_PEG_TUNE 0
|
|
|
|
struct netxen_dummy_dma {
|
|
void *addr;
|
|
dma_addr_t phys_addr;
|
|
};
|
|
|
|
struct netxen_adapter {
|
|
struct netxen_hardware_context ahw;
|
|
|
|
struct net_device *netdev;
|
|
struct pci_dev *pdev;
|
|
int pci_using_dac;
|
|
struct net_device_stats net_stats;
|
|
int mtu;
|
|
int portnum;
|
|
u8 physical_port;
|
|
u16 tx_context_id;
|
|
|
|
uint8_t mc_enabled;
|
|
uint8_t max_mc_count;
|
|
nx_mac_list_t *mac_list;
|
|
|
|
struct netxen_legacy_intr_set legacy_intr;
|
|
|
|
struct work_struct watchdog_task;
|
|
struct timer_list watchdog_timer;
|
|
struct work_struct tx_timeout_task;
|
|
|
|
u32 curr_window;
|
|
u32 crb_win;
|
|
rwlock_t adapter_lock;
|
|
|
|
u32 cmd_producer;
|
|
__le32 *cmd_consumer;
|
|
u32 last_cmd_consumer;
|
|
u32 crb_addr_cmd_producer;
|
|
u32 crb_addr_cmd_consumer;
|
|
spinlock_t tx_clean_lock;
|
|
|
|
u32 num_txd;
|
|
u32 num_rxd;
|
|
u32 num_jumbo_rxd;
|
|
u32 num_lro_rxd;
|
|
|
|
int max_rds_rings;
|
|
int max_sds_rings;
|
|
|
|
u32 flags;
|
|
u32 irq;
|
|
int driver_mismatch;
|
|
u32 temp;
|
|
|
|
u32 fw_major;
|
|
u32 fw_version;
|
|
|
|
int msix_supported;
|
|
struct msix_entry msix_entries[MSIX_ENTRIES_PER_ADAPTER];
|
|
|
|
struct netxen_adapter_stats stats;
|
|
|
|
u16 link_speed;
|
|
u16 link_duplex;
|
|
u16 state;
|
|
u16 link_autoneg;
|
|
int rx_csum;
|
|
|
|
struct netxen_cmd_buffer *cmd_buf_arr; /* Command buffers for xmit */
|
|
|
|
/*
|
|
* Receive instances. These can be either one per port,
|
|
* or one per peg, etc.
|
|
*/
|
|
struct netxen_recv_context recv_ctx;
|
|
|
|
int is_up;
|
|
struct netxen_dummy_dma dummy_dma;
|
|
nx_nic_intr_coalesce_t coal;
|
|
|
|
/* Context interface shared between card and host */
|
|
struct netxen_ring_ctx *ctx_desc;
|
|
dma_addr_t ctx_desc_phys_addr;
|
|
int intr_scheme;
|
|
int msi_mode;
|
|
int (*enable_phy_interrupts) (struct netxen_adapter *);
|
|
int (*disable_phy_interrupts) (struct netxen_adapter *);
|
|
int (*macaddr_set) (struct netxen_adapter *, netxen_ethernet_macaddr_t);
|
|
int (*set_mtu) (struct netxen_adapter *, int);
|
|
int (*set_promisc) (struct netxen_adapter *, u32);
|
|
int (*phy_read) (struct netxen_adapter *, long reg, u32 *);
|
|
int (*phy_write) (struct netxen_adapter *, long reg, u32 val);
|
|
int (*init_port) (struct netxen_adapter *, int);
|
|
int (*stop_port) (struct netxen_adapter *);
|
|
|
|
int (*hw_read_wx)(struct netxen_adapter *, ulong, void *, int);
|
|
int (*hw_write_wx)(struct netxen_adapter *, ulong, void *, int);
|
|
int (*pci_mem_read)(struct netxen_adapter *, u64, void *, int);
|
|
int (*pci_mem_write)(struct netxen_adapter *, u64, void *, int);
|
|
int (*pci_write_immediate)(struct netxen_adapter *, u64, u32);
|
|
u32 (*pci_read_immediate)(struct netxen_adapter *, u64);
|
|
void (*pci_write_normalize)(struct netxen_adapter *, u64, u32);
|
|
u32 (*pci_read_normalize)(struct netxen_adapter *, u64);
|
|
unsigned long (*pci_set_window)(struct netxen_adapter *,
|
|
unsigned long long);
|
|
}; /* netxen_adapter structure */
|
|
|
|
/*
|
|
* NetXen dma watchdog control structure
|
|
*
|
|
* Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
|
|
* Bit 1 : disable_request => 1 req disable dma watchdog
|
|
* Bit 2 : enable_request => 1 req enable dma watchdog
|
|
* Bit 3-31 : unused
|
|
*/
|
|
|
|
#define netxen_set_dma_watchdog_disable_req(config_word) \
|
|
_netxen_set_bits(config_word, 1, 1, 1)
|
|
#define netxen_set_dma_watchdog_enable_req(config_word) \
|
|
_netxen_set_bits(config_word, 2, 1, 1)
|
|
#define netxen_get_dma_watchdog_enabled(config_word) \
|
|
((config_word) & 0x1)
|
|
#define netxen_get_dma_watchdog_disabled(config_word) \
|
|
(((config_word) >> 1) & 0x1)
|
|
|
|
/* Max number of xmit producer threads that can run simultaneously */
|
|
#define MAX_XMIT_PRODUCERS 16
|
|
|
|
#define PCI_OFFSET_FIRST_RANGE(adapter, off) \
|
|
((adapter)->ahw.pci_base0 + (off))
|
|
#define PCI_OFFSET_SECOND_RANGE(adapter, off) \
|
|
((adapter)->ahw.pci_base1 + (off) - SECOND_PAGE_GROUP_START)
|
|
#define PCI_OFFSET_THIRD_RANGE(adapter, off) \
|
|
((adapter)->ahw.pci_base2 + (off) - THIRD_PAGE_GROUP_START)
|
|
|
|
static inline void __iomem *pci_base_offset(struct netxen_adapter *adapter,
|
|
unsigned long off)
|
|
{
|
|
if ((off < FIRST_PAGE_GROUP_END) && (off >= FIRST_PAGE_GROUP_START)) {
|
|
return (adapter->ahw.pci_base0 + off);
|
|
} else if ((off < SECOND_PAGE_GROUP_END) &&
|
|
(off >= SECOND_PAGE_GROUP_START)) {
|
|
return (adapter->ahw.pci_base1 + off - SECOND_PAGE_GROUP_START);
|
|
} else if ((off < THIRD_PAGE_GROUP_END) &&
|
|
(off >= THIRD_PAGE_GROUP_START)) {
|
|
return (adapter->ahw.pci_base2 + off - THIRD_PAGE_GROUP_START);
|
|
}
|
|
return NULL;
|
|
}
|
|
|
|
static inline void __iomem *pci_base(struct netxen_adapter *adapter,
|
|
unsigned long off)
|
|
{
|
|
if ((off < FIRST_PAGE_GROUP_END) && (off >= FIRST_PAGE_GROUP_START)) {
|
|
return adapter->ahw.pci_base0;
|
|
} else if ((off < SECOND_PAGE_GROUP_END) &&
|
|
(off >= SECOND_PAGE_GROUP_START)) {
|
|
return adapter->ahw.pci_base1;
|
|
} else if ((off < THIRD_PAGE_GROUP_END) &&
|
|
(off >= THIRD_PAGE_GROUP_START)) {
|
|
return adapter->ahw.pci_base2;
|
|
}
|
|
return NULL;
|
|
}
|
|
|
|
int netxen_niu_xgbe_enable_phy_interrupts(struct netxen_adapter *adapter);
|
|
int netxen_niu_gbe_enable_phy_interrupts(struct netxen_adapter *adapter);
|
|
int netxen_niu_xgbe_disable_phy_interrupts(struct netxen_adapter *adapter);
|
|
int netxen_niu_gbe_disable_phy_interrupts(struct netxen_adapter *adapter);
|
|
int netxen_niu_gbe_phy_read(struct netxen_adapter *adapter, long reg,
|
|
__u32 * readval);
|
|
int netxen_niu_gbe_phy_write(struct netxen_adapter *adapter,
|
|
long reg, __u32 val);
|
|
|
|
/* Functions available from netxen_nic_hw.c */
|
|
int netxen_nic_set_mtu_xgb(struct netxen_adapter *adapter, int new_mtu);
|
|
int netxen_nic_set_mtu_gb(struct netxen_adapter *adapter, int new_mtu);
|
|
void netxen_nic_reg_write(struct netxen_adapter *adapter, u64 off, u32 val);
|
|
int netxen_nic_reg_read(struct netxen_adapter *adapter, u64 off);
|
|
void netxen_nic_write_w0(struct netxen_adapter *adapter, u32 index, u32 value);
|
|
void netxen_nic_read_w0(struct netxen_adapter *adapter, u32 index, u32 *value);
|
|
void netxen_nic_write_w1(struct netxen_adapter *adapter, u32 index, u32 value);
|
|
void netxen_nic_read_w1(struct netxen_adapter *adapter, u32 index, u32 *value);
|
|
|
|
int netxen_nic_get_board_info(struct netxen_adapter *adapter);
|
|
void netxen_nic_get_firmware_info(struct netxen_adapter *adapter);
|
|
int netxen_nic_wol_supported(struct netxen_adapter *adapter);
|
|
|
|
int netxen_nic_hw_read_wx_128M(struct netxen_adapter *adapter,
|
|
ulong off, void *data, int len);
|
|
int netxen_nic_hw_write_wx_128M(struct netxen_adapter *adapter,
|
|
ulong off, void *data, int len);
|
|
int netxen_nic_pci_mem_read_128M(struct netxen_adapter *adapter,
|
|
u64 off, void *data, int size);
|
|
int netxen_nic_pci_mem_write_128M(struct netxen_adapter *adapter,
|
|
u64 off, void *data, int size);
|
|
int netxen_nic_pci_write_immediate_128M(struct netxen_adapter *adapter,
|
|
u64 off, u32 data);
|
|
u32 netxen_nic_pci_read_immediate_128M(struct netxen_adapter *adapter, u64 off);
|
|
void netxen_nic_pci_write_normalize_128M(struct netxen_adapter *adapter,
|
|
u64 off, u32 data);
|
|
u32 netxen_nic_pci_read_normalize_128M(struct netxen_adapter *adapter, u64 off);
|
|
unsigned long netxen_nic_pci_set_window_128M(struct netxen_adapter *adapter,
|
|
unsigned long long addr);
|
|
void netxen_nic_pci_change_crbwindow_128M(struct netxen_adapter *adapter,
|
|
u32 wndw);
|
|
|
|
int netxen_nic_hw_read_wx_2M(struct netxen_adapter *adapter,
|
|
ulong off, void *data, int len);
|
|
int netxen_nic_hw_write_wx_2M(struct netxen_adapter *adapter,
|
|
ulong off, void *data, int len);
|
|
int netxen_nic_pci_mem_read_2M(struct netxen_adapter *adapter,
|
|
u64 off, void *data, int size);
|
|
int netxen_nic_pci_mem_write_2M(struct netxen_adapter *adapter,
|
|
u64 off, void *data, int size);
|
|
void netxen_crb_writelit_adapter(struct netxen_adapter *adapter,
|
|
unsigned long off, int data);
|
|
int netxen_nic_pci_write_immediate_2M(struct netxen_adapter *adapter,
|
|
u64 off, u32 data);
|
|
u32 netxen_nic_pci_read_immediate_2M(struct netxen_adapter *adapter, u64 off);
|
|
void netxen_nic_pci_write_normalize_2M(struct netxen_adapter *adapter,
|
|
u64 off, u32 data);
|
|
u32 netxen_nic_pci_read_normalize_2M(struct netxen_adapter *adapter, u64 off);
|
|
unsigned long netxen_nic_pci_set_window_2M(struct netxen_adapter *adapter,
|
|
unsigned long long addr);
|
|
|
|
/* Functions from netxen_nic_init.c */
|
|
void netxen_free_adapter_offload(struct netxen_adapter *adapter);
|
|
int netxen_initialize_adapter_offload(struct netxen_adapter *adapter);
|
|
int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val);
|
|
int netxen_receive_peg_ready(struct netxen_adapter *adapter);
|
|
int netxen_load_firmware(struct netxen_adapter *adapter);
|
|
int netxen_pinit_from_rom(struct netxen_adapter *adapter, int verbose);
|
|
|
|
int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp);
|
|
int netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
|
|
u8 *bytes, size_t size);
|
|
int netxen_rom_fast_write_words(struct netxen_adapter *adapter, int addr,
|
|
u8 *bytes, size_t size);
|
|
int netxen_flash_unlock(struct netxen_adapter *adapter);
|
|
int netxen_backup_crbinit(struct netxen_adapter *adapter);
|
|
int netxen_flash_erase_secondary(struct netxen_adapter *adapter);
|
|
int netxen_flash_erase_primary(struct netxen_adapter *adapter);
|
|
void netxen_halt_pegs(struct netxen_adapter *adapter);
|
|
|
|
int netxen_rom_se(struct netxen_adapter *adapter, int addr);
|
|
|
|
int netxen_alloc_sw_resources(struct netxen_adapter *adapter);
|
|
void netxen_free_sw_resources(struct netxen_adapter *adapter);
|
|
|
|
int netxen_alloc_hw_resources(struct netxen_adapter *adapter);
|
|
void netxen_free_hw_resources(struct netxen_adapter *adapter);
|
|
|
|
void netxen_release_rx_buffers(struct netxen_adapter *adapter);
|
|
void netxen_release_tx_buffers(struct netxen_adapter *adapter);
|
|
|
|
void netxen_initialize_adapter_ops(struct netxen_adapter *adapter);
|
|
int netxen_init_firmware(struct netxen_adapter *adapter);
|
|
void netxen_nic_clear_stats(struct netxen_adapter *adapter);
|
|
void netxen_watchdog_task(struct work_struct *work);
|
|
void netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
|
|
struct nx_host_rds_ring *rds_ring);
|
|
int netxen_process_cmd_ring(struct netxen_adapter *adapter);
|
|
int netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max);
|
|
void netxen_p2_nic_set_multi(struct net_device *netdev);
|
|
void netxen_p3_nic_set_multi(struct net_device *netdev);
|
|
void netxen_p3_free_mac_list(struct netxen_adapter *adapter);
|
|
int netxen_p3_nic_set_promisc(struct netxen_adapter *adapter, u32);
|
|
int netxen_config_intr_coalesce(struct netxen_adapter *adapter);
|
|
int netxen_config_rss(struct netxen_adapter *adapter, int enable);
|
|
|
|
int nx_fw_cmd_set_mtu(struct netxen_adapter *adapter, int mtu);
|
|
int netxen_nic_change_mtu(struct net_device *netdev, int new_mtu);
|
|
|
|
int netxen_nic_set_mac(struct net_device *netdev, void *p);
|
|
struct net_device_stats *netxen_nic_get_stats(struct net_device *netdev);
|
|
|
|
void netxen_nic_update_cmd_producer(struct netxen_adapter *adapter,
|
|
uint32_t crb_producer);
|
|
|
|
/*
|
|
* NetXen Board information
|
|
*/
|
|
|
|
#define NETXEN_MAX_SHORT_NAME 32
|
|
struct netxen_brdinfo {
|
|
netxen_brdtype_t brdtype; /* type of board */
|
|
long ports; /* max no of physical ports */
|
|
char short_name[NETXEN_MAX_SHORT_NAME];
|
|
};
|
|
|
|
static const struct netxen_brdinfo netxen_boards[] = {
|
|
{NETXEN_BRDTYPE_P2_SB31_10G_CX4, 1, "XGb CX4"},
|
|
{NETXEN_BRDTYPE_P2_SB31_10G_HMEZ, 1, "XGb HMEZ"},
|
|
{NETXEN_BRDTYPE_P2_SB31_10G_IMEZ, 2, "XGb IMEZ"},
|
|
{NETXEN_BRDTYPE_P2_SB31_10G, 1, "XGb XFP"},
|
|
{NETXEN_BRDTYPE_P2_SB35_4G, 4, "Quad Gb"},
|
|
{NETXEN_BRDTYPE_P2_SB31_2G, 2, "Dual Gb"},
|
|
{NETXEN_BRDTYPE_P3_REF_QG, 4, "Reference Quad Gig "},
|
|
{NETXEN_BRDTYPE_P3_HMEZ, 2, "Dual XGb HMEZ"},
|
|
{NETXEN_BRDTYPE_P3_10G_CX4_LP, 2, "Dual XGb CX4 LP"},
|
|
{NETXEN_BRDTYPE_P3_4_GB, 4, "Quad Gig LP"},
|
|
{NETXEN_BRDTYPE_P3_IMEZ, 2, "Dual XGb IMEZ"},
|
|
{NETXEN_BRDTYPE_P3_10G_SFP_PLUS, 2, "Dual XGb SFP+ LP"},
|
|
{NETXEN_BRDTYPE_P3_10000_BASE_T, 1, "XGB 10G BaseT LP"},
|
|
{NETXEN_BRDTYPE_P3_XG_LOM, 2, "Dual XGb LOM"},
|
|
{NETXEN_BRDTYPE_P3_4_GB_MM, 4, "NX3031 Gigabit Ethernet"},
|
|
{NETXEN_BRDTYPE_P3_10G_SFP_CT, 2, "NX3031 10 Gigabit Ethernet"},
|
|
{NETXEN_BRDTYPE_P3_10G_SFP_QT, 2, "Quanta Dual XGb SFP+"},
|
|
{NETXEN_BRDTYPE_P3_10G_CX4, 2, "Reference Dual CX4 Option"},
|
|
{NETXEN_BRDTYPE_P3_10G_XFP, 1, "Reference Single XFP Option"}
|
|
};
|
|
|
|
#define NUM_SUPPORTED_BOARDS ARRAY_SIZE(netxen_boards)
|
|
|
|
static inline void get_brd_name_by_type(u32 type, char *name)
|
|
{
|
|
int i, found = 0;
|
|
for (i = 0; i < NUM_SUPPORTED_BOARDS; ++i) {
|
|
if (netxen_boards[i].brdtype == type) {
|
|
strcpy(name, netxen_boards[i].short_name);
|
|
found = 1;
|
|
break;
|
|
}
|
|
|
|
}
|
|
if (!found)
|
|
name = "Unknown";
|
|
}
|
|
|
|
static inline int
|
|
dma_watchdog_shutdown_request(struct netxen_adapter *adapter)
|
|
{
|
|
u32 ctrl;
|
|
|
|
/* check if already inactive */
|
|
if (adapter->hw_read_wx(adapter,
|
|
NETXEN_CAM_RAM(NETXEN_CAM_RAM_DMA_WATCHDOG_CTRL), &ctrl, 4))
|
|
printk(KERN_ERR "failed to read dma watchdog status\n");
|
|
|
|
if (netxen_get_dma_watchdog_enabled(ctrl) == 0)
|
|
return 1;
|
|
|
|
/* Send the disable request */
|
|
netxen_set_dma_watchdog_disable_req(ctrl);
|
|
netxen_crb_writelit_adapter(adapter,
|
|
NETXEN_CAM_RAM(NETXEN_CAM_RAM_DMA_WATCHDOG_CTRL), ctrl);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static inline int
|
|
dma_watchdog_shutdown_poll_result(struct netxen_adapter *adapter)
|
|
{
|
|
u32 ctrl;
|
|
|
|
if (adapter->hw_read_wx(adapter,
|
|
NETXEN_CAM_RAM(NETXEN_CAM_RAM_DMA_WATCHDOG_CTRL), &ctrl, 4))
|
|
printk(KERN_ERR "failed to read dma watchdog status\n");
|
|
|
|
return (netxen_get_dma_watchdog_enabled(ctrl) == 0);
|
|
}
|
|
|
|
static inline int
|
|
dma_watchdog_wakeup(struct netxen_adapter *adapter)
|
|
{
|
|
u32 ctrl;
|
|
|
|
if (adapter->hw_read_wx(adapter,
|
|
NETXEN_CAM_RAM(NETXEN_CAM_RAM_DMA_WATCHDOG_CTRL), &ctrl, 4))
|
|
printk(KERN_ERR "failed to read dma watchdog status\n");
|
|
|
|
if (netxen_get_dma_watchdog_enabled(ctrl))
|
|
return 1;
|
|
|
|
/* send the wakeup request */
|
|
netxen_set_dma_watchdog_enable_req(ctrl);
|
|
|
|
netxen_crb_writelit_adapter(adapter,
|
|
NETXEN_CAM_RAM(NETXEN_CAM_RAM_DMA_WATCHDOG_CTRL), ctrl);
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
int netxen_get_flash_mac_addr(struct netxen_adapter *adapter, __le64 *mac);
|
|
int netxen_p3_get_mac_addr(struct netxen_adapter *adapter, __le64 *mac);
|
|
extern void netxen_change_ringparam(struct netxen_adapter *adapter);
|
|
extern int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr,
|
|
int *valp);
|
|
|
|
extern struct ethtool_ops netxen_nic_ethtool_ops;
|
|
|
|
#endif /* __NETXEN_NIC_H_ */
|