mirror of
https://github.com/torvalds/linux.git
synced 2024-11-23 12:42:02 +00:00
d94d71cb45
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not write to the free software foundation 51 franklin street fifth floor boston ma 02110 1301 usa extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 67 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Richard Fontana <rfontana@redhat.com> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141333.953658117@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
118 lines
2.1 KiB
C
118 lines
2.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
*
|
|
* Copyright IBM Corp. 2008
|
|
*
|
|
* Authors: Hollis Blanchard <hollisb@us.ibm.com>
|
|
*/
|
|
|
|
#ifndef __ASM_PPC_DISASSEMBLE_H__
|
|
#define __ASM_PPC_DISASSEMBLE_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
static inline unsigned int get_op(u32 inst)
|
|
{
|
|
return inst >> 26;
|
|
}
|
|
|
|
static inline unsigned int get_xop(u32 inst)
|
|
{
|
|
return (inst >> 1) & 0x3ff;
|
|
}
|
|
|
|
static inline unsigned int get_sprn(u32 inst)
|
|
{
|
|
return ((inst >> 16) & 0x1f) | ((inst >> 6) & 0x3e0);
|
|
}
|
|
|
|
static inline unsigned int get_dcrn(u32 inst)
|
|
{
|
|
return ((inst >> 16) & 0x1f) | ((inst >> 6) & 0x3e0);
|
|
}
|
|
|
|
static inline unsigned int get_tmrn(u32 inst)
|
|
{
|
|
return ((inst >> 16) & 0x1f) | ((inst >> 6) & 0x3e0);
|
|
}
|
|
|
|
static inline unsigned int get_rt(u32 inst)
|
|
{
|
|
return (inst >> 21) & 0x1f;
|
|
}
|
|
|
|
static inline unsigned int get_rs(u32 inst)
|
|
{
|
|
return (inst >> 21) & 0x1f;
|
|
}
|
|
|
|
static inline unsigned int get_ra(u32 inst)
|
|
{
|
|
return (inst >> 16) & 0x1f;
|
|
}
|
|
|
|
static inline unsigned int get_rb(u32 inst)
|
|
{
|
|
return (inst >> 11) & 0x1f;
|
|
}
|
|
|
|
static inline unsigned int get_rc(u32 inst)
|
|
{
|
|
return inst & 0x1;
|
|
}
|
|
|
|
static inline unsigned int get_ws(u32 inst)
|
|
{
|
|
return (inst >> 11) & 0x1f;
|
|
}
|
|
|
|
static inline unsigned int get_d(u32 inst)
|
|
{
|
|
return inst & 0xffff;
|
|
}
|
|
|
|
static inline unsigned int get_oc(u32 inst)
|
|
{
|
|
return (inst >> 11) & 0x7fff;
|
|
}
|
|
|
|
static inline unsigned int get_tx_or_sx(u32 inst)
|
|
{
|
|
return (inst) & 0x1;
|
|
}
|
|
|
|
#define IS_XFORM(inst) (get_op(inst) == 31)
|
|
#define IS_DSFORM(inst) (get_op(inst) >= 56)
|
|
|
|
/*
|
|
* Create a DSISR value from the instruction
|
|
*/
|
|
static inline unsigned make_dsisr(unsigned instr)
|
|
{
|
|
unsigned dsisr;
|
|
|
|
|
|
/* bits 6:15 --> 22:31 */
|
|
dsisr = (instr & 0x03ff0000) >> 16;
|
|
|
|
if (IS_XFORM(instr)) {
|
|
/* bits 29:30 --> 15:16 */
|
|
dsisr |= (instr & 0x00000006) << 14;
|
|
/* bit 25 --> 17 */
|
|
dsisr |= (instr & 0x00000040) << 8;
|
|
/* bits 21:24 --> 18:21 */
|
|
dsisr |= (instr & 0x00000780) << 3;
|
|
} else {
|
|
/* bit 5 --> 17 */
|
|
dsisr |= (instr & 0x04000000) >> 12;
|
|
/* bits 1: 4 --> 18:21 */
|
|
dsisr |= (instr & 0x78000000) >> 17;
|
|
/* bits 30:31 --> 12:13 */
|
|
if (IS_DSFORM(instr))
|
|
dsisr |= (instr & 0x00000003) << 18;
|
|
}
|
|
|
|
return dsisr;
|
|
}
|
|
#endif /* __ASM_PPC_DISASSEMBLE_H__ */
|