mirror of
https://github.com/torvalds/linux.git
synced 2024-11-23 20:51:44 +00:00
813c2aee51
The Tosa device (Sharp SL-6000) has a mishmash driver set-up for the Toshiba TC6393xb MFD that includes a battery charger and touchscreen and has some kind of relationship to the SoC sound driver for the AC97 codec. Other devices define a chip like this but seem only half-implemented, not really handling battery charging etc. This patch switches the Toshiba MFD device to provide GPIO descriptors to the battery charger and SoC codec. As a result some descriptors need to be moved out of the Tosa boardfile and new one added: all SoC GPIO resources to these drivers now comes from the main boardfile, while the MFD provide GPIOs for its portions. As a result we can request one GPIO from our own GPIO chip and drop two hairy callbacks into the board file. This platform badly needs to have its drivers split up and converted to device tree probing to handle this quite complex relationship in an orderly manner. I just do my best in solving the GPIO descriptor part of the puzzle. Please don't ask me to fix everything that is wrong with these driver to todays standards, I am just trying to fix one aspect. I do try to use modern devres resource management and handle deferred probe using new functions where appropriate. Cc: Dmitry Eremin-Solenikov <dbaryshkov@gmail.com> Cc: Dirk Opfer <dirk@opfer-online.de> Cc: Robert Jarzmik <robert.jarzmik@free.fr> Cc: Daniel Mack <daniel@zonque.org> Cc: Haojian Zhuang <haojian.zhuang@gmail.com> Cc: Lee Jones <lee.jones@linaro.org> Cc: Liam Girdwood <lgirdwood@gmail.com> Reviewed-by: Dmitry Baryshkov <dbaryshkov@gmail.com> Acked-by: Mark Brown <broonie@kernel.org> Acked-by: Sebastian Reichel <sebastian.reichel@collabora.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
914 lines
24 KiB
C
914 lines
24 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Toshiba TC6393XB SoC support
|
|
*
|
|
* Copyright(c) 2005-2006 Chris Humbert
|
|
* Copyright(c) 2005 Dirk Opfer
|
|
* Copyright(c) 2005 Ian Molton <spyro@f2s.com>
|
|
* Copyright(c) 2007 Dmitry Baryshkov
|
|
*
|
|
* Based on code written by Sharp/Lineo for 2.4 kernels
|
|
* Based on locomo.c
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/io.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/err.h>
|
|
#include <linux/mfd/core.h>
|
|
#include <linux/mfd/tmio.h>
|
|
#include <linux/mfd/tc6393xb.h>
|
|
#include <linux/gpio/driver.h>
|
|
#include <linux/gpio/machine.h>
|
|
#include <linux/gpio/consumer.h>
|
|
#include <linux/slab.h>
|
|
|
|
#define SCR_REVID 0x08 /* b Revision ID */
|
|
#define SCR_ISR 0x50 /* b Interrupt Status */
|
|
#define SCR_IMR 0x52 /* b Interrupt Mask */
|
|
#define SCR_IRR 0x54 /* b Interrupt Routing */
|
|
#define SCR_GPER 0x60 /* w GP Enable */
|
|
#define SCR_GPI_SR(i) (0x64 + (i)) /* b3 GPI Status */
|
|
#define SCR_GPI_IMR(i) (0x68 + (i)) /* b3 GPI INT Mask */
|
|
#define SCR_GPI_EDER(i) (0x6c + (i)) /* b3 GPI Edge Detect Enable */
|
|
#define SCR_GPI_LIR(i) (0x70 + (i)) /* b3 GPI Level Invert */
|
|
#define SCR_GPO_DSR(i) (0x78 + (i)) /* b3 GPO Data Set */
|
|
#define SCR_GPO_DOECR(i) (0x7c + (i)) /* b3 GPO Data OE Control */
|
|
#define SCR_GP_IARCR(i) (0x80 + (i)) /* b3 GP Internal Active Register Control */
|
|
#define SCR_GP_IARLCR(i) (0x84 + (i)) /* b3 GP INTERNAL Active Register Level Control */
|
|
#define SCR_GPI_BCR(i) (0x88 + (i)) /* b3 GPI Buffer Control */
|
|
#define SCR_GPA_IARCR 0x8c /* w GPa Internal Active Register Control */
|
|
#define SCR_GPA_IARLCR 0x90 /* w GPa Internal Active Register Level Control */
|
|
#define SCR_GPA_BCR 0x94 /* w GPa Buffer Control */
|
|
#define SCR_CCR 0x98 /* w Clock Control */
|
|
#define SCR_PLL2CR 0x9a /* w PLL2 Control */
|
|
#define SCR_PLL1CR 0x9c /* l PLL1 Control */
|
|
#define SCR_DIARCR 0xa0 /* b Device Internal Active Register Control */
|
|
#define SCR_DBOCR 0xa1 /* b Device Buffer Off Control */
|
|
#define SCR_FER 0xe0 /* b Function Enable */
|
|
#define SCR_MCR 0xe4 /* w Mode Control */
|
|
#define SCR_CONFIG 0xfc /* b Configuration Control */
|
|
#define SCR_DEBUG 0xff /* b Debug */
|
|
|
|
#define SCR_CCR_CK32K BIT(0)
|
|
#define SCR_CCR_USBCK BIT(1)
|
|
#define SCR_CCR_UNK1 BIT(4)
|
|
#define SCR_CCR_MCLK_MASK (7 << 8)
|
|
#define SCR_CCR_MCLK_OFF (0 << 8)
|
|
#define SCR_CCR_MCLK_12 (1 << 8)
|
|
#define SCR_CCR_MCLK_24 (2 << 8)
|
|
#define SCR_CCR_MCLK_48 (3 << 8)
|
|
#define SCR_CCR_HCLK_MASK (3 << 12)
|
|
#define SCR_CCR_HCLK_24 (0 << 12)
|
|
#define SCR_CCR_HCLK_48 (1 << 12)
|
|
|
|
#define SCR_FER_USBEN BIT(0) /* USB host enable */
|
|
#define SCR_FER_LCDCVEN BIT(1) /* polysilicon TFT enable */
|
|
#define SCR_FER_SLCDEN BIT(2) /* SLCD enable */
|
|
|
|
#define SCR_MCR_RDY_MASK (3 << 0)
|
|
#define SCR_MCR_RDY_OPENDRAIN (0 << 0)
|
|
#define SCR_MCR_RDY_TRISTATE (1 << 0)
|
|
#define SCR_MCR_RDY_PUSHPULL (2 << 0)
|
|
#define SCR_MCR_RDY_UNK BIT(2)
|
|
#define SCR_MCR_RDY_EN BIT(3)
|
|
#define SCR_MCR_INT_MASK (3 << 4)
|
|
#define SCR_MCR_INT_OPENDRAIN (0 << 4)
|
|
#define SCR_MCR_INT_TRISTATE (1 << 4)
|
|
#define SCR_MCR_INT_PUSHPULL (2 << 4)
|
|
#define SCR_MCR_INT_UNK BIT(6)
|
|
#define SCR_MCR_INT_EN BIT(7)
|
|
/* bits 8 - 16 are unknown */
|
|
|
|
#define TC_GPIO_BIT(i) (1 << (i & 0x7))
|
|
|
|
/*--------------------------------------------------------------------------*/
|
|
|
|
struct tc6393xb {
|
|
void __iomem *scr;
|
|
struct device *dev;
|
|
|
|
struct gpio_chip gpio;
|
|
struct gpio_desc *vcc_on;
|
|
|
|
struct clk *clk; /* 3,6 Mhz */
|
|
|
|
raw_spinlock_t lock; /* protects RMW cycles */
|
|
|
|
struct {
|
|
u8 fer;
|
|
u16 ccr;
|
|
u8 gpi_bcr[3];
|
|
u8 gpo_dsr[3];
|
|
u8 gpo_doecr[3];
|
|
} suspend_state;
|
|
|
|
struct resource rscr;
|
|
struct resource *iomem;
|
|
int irq;
|
|
int irq_base;
|
|
};
|
|
|
|
enum {
|
|
TC6393XB_CELL_NAND,
|
|
TC6393XB_CELL_MMC,
|
|
TC6393XB_CELL_OHCI,
|
|
TC6393XB_CELL_FB,
|
|
};
|
|
|
|
/*--------------------------------------------------------------------------*/
|
|
|
|
static int tc6393xb_nand_enable(struct platform_device *nand)
|
|
{
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(nand->dev.parent);
|
|
unsigned long flags;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
|
|
/* SMD buffer on */
|
|
dev_dbg(nand->dev.parent, "SMD buffer on\n");
|
|
tmio_iowrite8(0xff, tc6393xb->scr + SCR_GPI_BCR(1));
|
|
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct resource tc6393xb_nand_resources[] = {
|
|
{
|
|
.start = 0x1000,
|
|
.end = 0x1007,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = 0x0100,
|
|
.end = 0x01ff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = IRQ_TC6393_NAND,
|
|
.end = IRQ_TC6393_NAND,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static const struct resource tc6393xb_mmc_resources[] = {
|
|
{
|
|
.start = 0x800,
|
|
.end = 0x9ff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = IRQ_TC6393_MMC,
|
|
.end = IRQ_TC6393_MMC,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static const struct resource tc6393xb_ohci_resources[] = {
|
|
{
|
|
.start = 0x3000,
|
|
.end = 0x31ff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = 0x0300,
|
|
.end = 0x03ff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = 0x010000,
|
|
.end = 0x017fff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = 0x018000,
|
|
.end = 0x01ffff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = IRQ_TC6393_OHCI,
|
|
.end = IRQ_TC6393_OHCI,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static const struct resource tc6393xb_fb_resources[] = {
|
|
{
|
|
.start = 0x5000,
|
|
.end = 0x51ff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = 0x0500,
|
|
.end = 0x05ff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = 0x100000,
|
|
.end = 0x1fffff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = IRQ_TC6393_FB,
|
|
.end = IRQ_TC6393_FB,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static int tc6393xb_ohci_enable(struct platform_device *dev)
|
|
{
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(dev->dev.parent);
|
|
unsigned long flags;
|
|
u16 ccr;
|
|
u8 fer;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
|
|
ccr = tmio_ioread16(tc6393xb->scr + SCR_CCR);
|
|
ccr |= SCR_CCR_USBCK;
|
|
tmio_iowrite16(ccr, tc6393xb->scr + SCR_CCR);
|
|
|
|
fer = tmio_ioread8(tc6393xb->scr + SCR_FER);
|
|
fer |= SCR_FER_USBEN;
|
|
tmio_iowrite8(fer, tc6393xb->scr + SCR_FER);
|
|
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tc6393xb_ohci_disable(struct platform_device *dev)
|
|
{
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(dev->dev.parent);
|
|
unsigned long flags;
|
|
u16 ccr;
|
|
u8 fer;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
|
|
fer = tmio_ioread8(tc6393xb->scr + SCR_FER);
|
|
fer &= ~SCR_FER_USBEN;
|
|
tmio_iowrite8(fer, tc6393xb->scr + SCR_FER);
|
|
|
|
ccr = tmio_ioread16(tc6393xb->scr + SCR_CCR);
|
|
ccr &= ~SCR_CCR_USBCK;
|
|
tmio_iowrite16(ccr, tc6393xb->scr + SCR_CCR);
|
|
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tc6393xb_ohci_suspend(struct platform_device *dev)
|
|
{
|
|
struct tc6393xb_platform_data *tcpd = dev_get_platdata(dev->dev.parent);
|
|
|
|
/* We can't properly store/restore OHCI state, so fail here */
|
|
if (tcpd->resume_restore)
|
|
return -EBUSY;
|
|
|
|
return tc6393xb_ohci_disable(dev);
|
|
}
|
|
|
|
static int tc6393xb_fb_enable(struct platform_device *dev)
|
|
{
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(dev->dev.parent);
|
|
unsigned long flags;
|
|
u16 ccr;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
|
|
ccr = tmio_ioread16(tc6393xb->scr + SCR_CCR);
|
|
ccr &= ~SCR_CCR_MCLK_MASK;
|
|
ccr |= SCR_CCR_MCLK_48;
|
|
tmio_iowrite16(ccr, tc6393xb->scr + SCR_CCR);
|
|
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tc6393xb_fb_disable(struct platform_device *dev)
|
|
{
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(dev->dev.parent);
|
|
unsigned long flags;
|
|
u16 ccr;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
|
|
ccr = tmio_ioread16(tc6393xb->scr + SCR_CCR);
|
|
ccr &= ~SCR_CCR_MCLK_MASK;
|
|
ccr |= SCR_CCR_MCLK_OFF;
|
|
tmio_iowrite16(ccr, tc6393xb->scr + SCR_CCR);
|
|
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int tc6393xb_lcd_set_power(struct platform_device *fb, bool on)
|
|
{
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(fb->dev.parent);
|
|
u8 fer;
|
|
unsigned long flags;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
|
|
fer = ioread8(tc6393xb->scr + SCR_FER);
|
|
if (on)
|
|
fer |= SCR_FER_SLCDEN;
|
|
else
|
|
fer &= ~SCR_FER_SLCDEN;
|
|
iowrite8(fer, tc6393xb->scr + SCR_FER);
|
|
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
EXPORT_SYMBOL(tc6393xb_lcd_set_power);
|
|
|
|
int tc6393xb_lcd_mode(struct platform_device *fb,
|
|
const struct fb_videomode *mode) {
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(fb->dev.parent);
|
|
unsigned long flags;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
|
|
iowrite16(mode->pixclock, tc6393xb->scr + SCR_PLL1CR + 0);
|
|
iowrite16(mode->pixclock >> 16, tc6393xb->scr + SCR_PLL1CR + 2);
|
|
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
EXPORT_SYMBOL(tc6393xb_lcd_mode);
|
|
|
|
static int tc6393xb_mmc_enable(struct platform_device *mmc)
|
|
{
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(mmc->dev.parent);
|
|
|
|
tmio_core_mmc_enable(tc6393xb->scr + 0x200, 0,
|
|
tc6393xb_mmc_resources[0].start & 0xfffe);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tc6393xb_mmc_resume(struct platform_device *mmc)
|
|
{
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(mmc->dev.parent);
|
|
|
|
tmio_core_mmc_resume(tc6393xb->scr + 0x200, 0,
|
|
tc6393xb_mmc_resources[0].start & 0xfffe);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void tc6393xb_mmc_pwr(struct platform_device *mmc, int state)
|
|
{
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(mmc->dev.parent);
|
|
|
|
tmio_core_mmc_pwr(tc6393xb->scr + 0x200, 0, state);
|
|
}
|
|
|
|
static void tc6393xb_mmc_clk_div(struct platform_device *mmc, int state)
|
|
{
|
|
struct tc6393xb *tc6393xb = dev_get_drvdata(mmc->dev.parent);
|
|
|
|
tmio_core_mmc_clk_div(tc6393xb->scr + 0x200, 0, state);
|
|
}
|
|
|
|
static struct tmio_mmc_data tc6393xb_mmc_data = {
|
|
.hclk = 24000000,
|
|
.set_pwr = tc6393xb_mmc_pwr,
|
|
.set_clk_div = tc6393xb_mmc_clk_div,
|
|
};
|
|
|
|
static struct mfd_cell tc6393xb_cells[] = {
|
|
[TC6393XB_CELL_NAND] = {
|
|
.name = "tmio-nand",
|
|
.enable = tc6393xb_nand_enable,
|
|
.num_resources = ARRAY_SIZE(tc6393xb_nand_resources),
|
|
.resources = tc6393xb_nand_resources,
|
|
},
|
|
[TC6393XB_CELL_MMC] = {
|
|
.name = "tmio-mmc",
|
|
.enable = tc6393xb_mmc_enable,
|
|
.resume = tc6393xb_mmc_resume,
|
|
.platform_data = &tc6393xb_mmc_data,
|
|
.pdata_size = sizeof(tc6393xb_mmc_data),
|
|
.num_resources = ARRAY_SIZE(tc6393xb_mmc_resources),
|
|
.resources = tc6393xb_mmc_resources,
|
|
},
|
|
[TC6393XB_CELL_OHCI] = {
|
|
.name = "tmio-ohci",
|
|
.num_resources = ARRAY_SIZE(tc6393xb_ohci_resources),
|
|
.resources = tc6393xb_ohci_resources,
|
|
.enable = tc6393xb_ohci_enable,
|
|
.suspend = tc6393xb_ohci_suspend,
|
|
.resume = tc6393xb_ohci_enable,
|
|
.disable = tc6393xb_ohci_disable,
|
|
},
|
|
[TC6393XB_CELL_FB] = {
|
|
.name = "tmio-fb",
|
|
.num_resources = ARRAY_SIZE(tc6393xb_fb_resources),
|
|
.resources = tc6393xb_fb_resources,
|
|
.enable = tc6393xb_fb_enable,
|
|
.suspend = tc6393xb_fb_disable,
|
|
.resume = tc6393xb_fb_enable,
|
|
.disable = tc6393xb_fb_disable,
|
|
},
|
|
};
|
|
|
|
/*--------------------------------------------------------------------------*/
|
|
|
|
static int tc6393xb_gpio_get(struct gpio_chip *chip,
|
|
unsigned offset)
|
|
{
|
|
struct tc6393xb *tc6393xb = gpiochip_get_data(chip);
|
|
|
|
/* XXX: does dsr also represent inputs? */
|
|
return !!(tmio_ioread8(tc6393xb->scr + SCR_GPO_DSR(offset / 8))
|
|
& TC_GPIO_BIT(offset));
|
|
}
|
|
|
|
static void __tc6393xb_gpio_set(struct gpio_chip *chip,
|
|
unsigned offset, int value)
|
|
{
|
|
struct tc6393xb *tc6393xb = gpiochip_get_data(chip);
|
|
u8 dsr;
|
|
|
|
dsr = tmio_ioread8(tc6393xb->scr + SCR_GPO_DSR(offset / 8));
|
|
if (value)
|
|
dsr |= TC_GPIO_BIT(offset);
|
|
else
|
|
dsr &= ~TC_GPIO_BIT(offset);
|
|
|
|
tmio_iowrite8(dsr, tc6393xb->scr + SCR_GPO_DSR(offset / 8));
|
|
}
|
|
|
|
static void tc6393xb_gpio_set(struct gpio_chip *chip,
|
|
unsigned offset, int value)
|
|
{
|
|
struct tc6393xb *tc6393xb = gpiochip_get_data(chip);
|
|
unsigned long flags;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
|
|
__tc6393xb_gpio_set(chip, offset, value);
|
|
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
}
|
|
|
|
static int tc6393xb_gpio_direction_input(struct gpio_chip *chip,
|
|
unsigned offset)
|
|
{
|
|
struct tc6393xb *tc6393xb = gpiochip_get_data(chip);
|
|
unsigned long flags;
|
|
u8 doecr;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
|
|
doecr = tmio_ioread8(tc6393xb->scr + SCR_GPO_DOECR(offset / 8));
|
|
doecr &= ~TC_GPIO_BIT(offset);
|
|
tmio_iowrite8(doecr, tc6393xb->scr + SCR_GPO_DOECR(offset / 8));
|
|
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tc6393xb_gpio_direction_output(struct gpio_chip *chip,
|
|
unsigned offset, int value)
|
|
{
|
|
struct tc6393xb *tc6393xb = gpiochip_get_data(chip);
|
|
unsigned long flags;
|
|
u8 doecr;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
|
|
__tc6393xb_gpio_set(chip, offset, value);
|
|
|
|
doecr = tmio_ioread8(tc6393xb->scr + SCR_GPO_DOECR(offset / 8));
|
|
doecr |= TC_GPIO_BIT(offset);
|
|
tmio_iowrite8(doecr, tc6393xb->scr + SCR_GPO_DOECR(offset / 8));
|
|
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* TC6393XB GPIOs as used on TOSA, are the only user of this chip.
|
|
* GPIOs 2, 5, 8 and 13 are not connected.
|
|
*/
|
|
#define TOSA_GPIO_TG_ON 0
|
|
#define TOSA_GPIO_L_MUTE 1
|
|
#define TOSA_GPIO_BL_C20MA 3
|
|
#define TOSA_GPIO_CARD_VCC_ON 4
|
|
#define TOSA_GPIO_CHARGE_OFF 6
|
|
#define TOSA_GPIO_CHARGE_OFF_JC 7
|
|
#define TOSA_GPIO_BAT0_V_ON 9
|
|
#define TOSA_GPIO_BAT1_V_ON 10
|
|
#define TOSA_GPIO_BU_CHRG_ON 11
|
|
#define TOSA_GPIO_BAT_SW_ON 12
|
|
#define TOSA_GPIO_BAT0_TH_ON 14
|
|
#define TOSA_GPIO_BAT1_TH_ON 15
|
|
|
|
|
|
GPIO_LOOKUP_SINGLE(tosa_lcd_gpio_lookup, "spi2.0", "tc6393xb",
|
|
TOSA_GPIO_TG_ON, "tg #pwr", GPIO_ACTIVE_HIGH);
|
|
|
|
GPIO_LOOKUP_SINGLE(tosa_lcd_bl_gpio_lookup, "i2c-tos-bl", "tc6393xb",
|
|
TOSA_GPIO_BL_C20MA, "backlight", GPIO_ACTIVE_HIGH);
|
|
|
|
GPIO_LOOKUP_SINGLE(tosa_audio_gpio_lookup, "tosa-audio", "tc6393xb",
|
|
TOSA_GPIO_L_MUTE, NULL, GPIO_ACTIVE_HIGH);
|
|
|
|
static struct gpiod_lookup_table tosa_battery_gpio_lookup = {
|
|
.dev_id = "wm97xx-battery",
|
|
.table = {
|
|
GPIO_LOOKUP("tc6393xb", TOSA_GPIO_CHARGE_OFF,
|
|
"main charge off", GPIO_ACTIVE_HIGH),
|
|
GPIO_LOOKUP("tc6393xb", TOSA_GPIO_CHARGE_OFF_JC,
|
|
"jacket charge off", GPIO_ACTIVE_HIGH),
|
|
GPIO_LOOKUP("tc6393xb", TOSA_GPIO_BAT0_V_ON,
|
|
"main battery", GPIO_ACTIVE_HIGH),
|
|
GPIO_LOOKUP("tc6393xb", TOSA_GPIO_BAT1_V_ON,
|
|
"jacket battery", GPIO_ACTIVE_HIGH),
|
|
GPIO_LOOKUP("tc6393xb", TOSA_GPIO_BU_CHRG_ON,
|
|
"backup battery", GPIO_ACTIVE_HIGH),
|
|
/* BAT1 and BAT0 thermistors appear to be swapped */
|
|
GPIO_LOOKUP("tc6393xb", TOSA_GPIO_BAT1_TH_ON,
|
|
"main battery temp", GPIO_ACTIVE_HIGH),
|
|
GPIO_LOOKUP("tc6393xb", TOSA_GPIO_BAT0_TH_ON,
|
|
"jacket battery temp", GPIO_ACTIVE_HIGH),
|
|
GPIO_LOOKUP("tc6393xb", TOSA_GPIO_BAT_SW_ON,
|
|
"battery switch", GPIO_ACTIVE_HIGH),
|
|
{ },
|
|
},
|
|
};
|
|
|
|
static struct gpiod_lookup_table *tc6393xb_gpio_lookups[] = {
|
|
&tosa_lcd_gpio_lookup,
|
|
&tosa_lcd_bl_gpio_lookup,
|
|
&tosa_audio_gpio_lookup,
|
|
&tosa_battery_gpio_lookup,
|
|
};
|
|
|
|
static int tc6393xb_register_gpio(struct tc6393xb *tc6393xb)
|
|
{
|
|
struct gpio_chip *gc = &tc6393xb->gpio;
|
|
struct device *dev = tc6393xb->dev;
|
|
int ret;
|
|
|
|
gc->label = "tc6393xb";
|
|
gc->base = -1; /* Dynamic allocation */
|
|
gc->ngpio = 16;
|
|
gc->set = tc6393xb_gpio_set;
|
|
gc->get = tc6393xb_gpio_get;
|
|
gc->direction_input = tc6393xb_gpio_direction_input;
|
|
gc->direction_output = tc6393xb_gpio_direction_output;
|
|
|
|
ret = devm_gpiochip_add_data(dev, gc, tc6393xb);
|
|
if (ret)
|
|
return dev_err_probe(dev, ret, "failed to add GPIO chip\n");
|
|
|
|
/* Register descriptor look-ups for consumers */
|
|
gpiod_add_lookup_tables(tc6393xb_gpio_lookups, ARRAY_SIZE(tc6393xb_gpio_lookups));
|
|
|
|
/* Request some of our own GPIOs */
|
|
tc6393xb->vcc_on = gpiochip_request_own_desc(gc, TOSA_GPIO_CARD_VCC_ON, "VCC ON",
|
|
GPIO_ACTIVE_HIGH, GPIOD_OUT_HIGH);
|
|
if (IS_ERR(tc6393xb->vcc_on))
|
|
return dev_err_probe(dev, PTR_ERR(tc6393xb->vcc_on),
|
|
"failed to request VCC ON GPIO\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*--------------------------------------------------------------------------*/
|
|
|
|
static void tc6393xb_irq(struct irq_desc *desc)
|
|
{
|
|
struct tc6393xb *tc6393xb = irq_desc_get_handler_data(desc);
|
|
unsigned int isr;
|
|
unsigned int i, irq_base;
|
|
|
|
irq_base = tc6393xb->irq_base;
|
|
|
|
while ((isr = tmio_ioread8(tc6393xb->scr + SCR_ISR) &
|
|
~tmio_ioread8(tc6393xb->scr + SCR_IMR)))
|
|
for (i = 0; i < TC6393XB_NR_IRQS; i++) {
|
|
if (isr & (1 << i))
|
|
generic_handle_irq(irq_base + i);
|
|
}
|
|
}
|
|
|
|
static void tc6393xb_irq_ack(struct irq_data *data)
|
|
{
|
|
}
|
|
|
|
static void tc6393xb_irq_mask(struct irq_data *data)
|
|
{
|
|
struct tc6393xb *tc6393xb = irq_data_get_irq_chip_data(data);
|
|
unsigned long flags;
|
|
u8 imr;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
imr = tmio_ioread8(tc6393xb->scr + SCR_IMR);
|
|
imr |= 1 << (data->irq - tc6393xb->irq_base);
|
|
tmio_iowrite8(imr, tc6393xb->scr + SCR_IMR);
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
}
|
|
|
|
static void tc6393xb_irq_unmask(struct irq_data *data)
|
|
{
|
|
struct tc6393xb *tc6393xb = irq_data_get_irq_chip_data(data);
|
|
unsigned long flags;
|
|
u8 imr;
|
|
|
|
raw_spin_lock_irqsave(&tc6393xb->lock, flags);
|
|
imr = tmio_ioread8(tc6393xb->scr + SCR_IMR);
|
|
imr &= ~(1 << (data->irq - tc6393xb->irq_base));
|
|
tmio_iowrite8(imr, tc6393xb->scr + SCR_IMR);
|
|
raw_spin_unlock_irqrestore(&tc6393xb->lock, flags);
|
|
}
|
|
|
|
static struct irq_chip tc6393xb_chip = {
|
|
.name = "tc6393xb",
|
|
.irq_ack = tc6393xb_irq_ack,
|
|
.irq_mask = tc6393xb_irq_mask,
|
|
.irq_unmask = tc6393xb_irq_unmask,
|
|
};
|
|
|
|
static void tc6393xb_attach_irq(struct platform_device *dev)
|
|
{
|
|
struct tc6393xb *tc6393xb = platform_get_drvdata(dev);
|
|
unsigned int irq, irq_base;
|
|
|
|
irq_base = tc6393xb->irq_base;
|
|
|
|
for (irq = irq_base; irq < irq_base + TC6393XB_NR_IRQS; irq++) {
|
|
irq_set_chip_and_handler(irq, &tc6393xb_chip, handle_edge_irq);
|
|
irq_set_chip_data(irq, tc6393xb);
|
|
irq_clear_status_flags(irq, IRQ_NOREQUEST | IRQ_NOPROBE);
|
|
}
|
|
|
|
irq_set_irq_type(tc6393xb->irq, IRQ_TYPE_EDGE_FALLING);
|
|
irq_set_chained_handler_and_data(tc6393xb->irq, tc6393xb_irq,
|
|
tc6393xb);
|
|
}
|
|
|
|
static void tc6393xb_detach_irq(struct platform_device *dev)
|
|
{
|
|
struct tc6393xb *tc6393xb = platform_get_drvdata(dev);
|
|
unsigned int irq, irq_base;
|
|
|
|
irq_set_chained_handler_and_data(tc6393xb->irq, NULL, NULL);
|
|
|
|
irq_base = tc6393xb->irq_base;
|
|
|
|
for (irq = irq_base; irq < irq_base + TC6393XB_NR_IRQS; irq++) {
|
|
irq_set_status_flags(irq, IRQ_NOREQUEST | IRQ_NOPROBE);
|
|
irq_set_chip(irq, NULL);
|
|
irq_set_chip_data(irq, NULL);
|
|
}
|
|
}
|
|
|
|
/*--------------------------------------------------------------------------*/
|
|
|
|
static int tc6393xb_probe(struct platform_device *dev)
|
|
{
|
|
struct tc6393xb_platform_data *tcpd = dev_get_platdata(&dev->dev);
|
|
struct tc6393xb *tc6393xb;
|
|
struct resource *iomem, *rscr;
|
|
int ret;
|
|
|
|
iomem = platform_get_resource(dev, IORESOURCE_MEM, 0);
|
|
if (!iomem)
|
|
return -EINVAL;
|
|
|
|
tc6393xb = kzalloc(sizeof *tc6393xb, GFP_KERNEL);
|
|
if (!tc6393xb) {
|
|
ret = -ENOMEM;
|
|
goto err_kzalloc;
|
|
}
|
|
tc6393xb->dev = &dev->dev;
|
|
|
|
raw_spin_lock_init(&tc6393xb->lock);
|
|
|
|
platform_set_drvdata(dev, tc6393xb);
|
|
|
|
ret = platform_get_irq(dev, 0);
|
|
if (ret >= 0)
|
|
tc6393xb->irq = ret;
|
|
else
|
|
goto err_noirq;
|
|
|
|
tc6393xb->iomem = iomem;
|
|
tc6393xb->irq_base = tcpd->irq_base;
|
|
|
|
tc6393xb->clk = clk_get(&dev->dev, "CLK_CK3P6MI");
|
|
if (IS_ERR(tc6393xb->clk)) {
|
|
ret = PTR_ERR(tc6393xb->clk);
|
|
goto err_clk_get;
|
|
}
|
|
|
|
rscr = &tc6393xb->rscr;
|
|
rscr->name = "tc6393xb-core";
|
|
rscr->start = iomem->start;
|
|
rscr->end = iomem->start + 0xff;
|
|
rscr->flags = IORESOURCE_MEM;
|
|
|
|
ret = request_resource(iomem, rscr);
|
|
if (ret)
|
|
goto err_request_scr;
|
|
|
|
tc6393xb->scr = ioremap(rscr->start, resource_size(rscr));
|
|
if (!tc6393xb->scr) {
|
|
ret = -ENOMEM;
|
|
goto err_ioremap;
|
|
}
|
|
|
|
ret = clk_prepare_enable(tc6393xb->clk);
|
|
if (ret)
|
|
goto err_clk_enable;
|
|
|
|
ret = tcpd->enable(dev);
|
|
if (ret)
|
|
goto err_enable;
|
|
|
|
iowrite8(0, tc6393xb->scr + SCR_FER);
|
|
iowrite16(tcpd->scr_pll2cr, tc6393xb->scr + SCR_PLL2CR);
|
|
iowrite16(SCR_CCR_UNK1 | SCR_CCR_HCLK_48,
|
|
tc6393xb->scr + SCR_CCR);
|
|
iowrite16(SCR_MCR_RDY_OPENDRAIN | SCR_MCR_RDY_UNK | SCR_MCR_RDY_EN |
|
|
SCR_MCR_INT_OPENDRAIN | SCR_MCR_INT_UNK | SCR_MCR_INT_EN |
|
|
BIT(15), tc6393xb->scr + SCR_MCR);
|
|
iowrite16(tcpd->scr_gper, tc6393xb->scr + SCR_GPER);
|
|
iowrite8(0, tc6393xb->scr + SCR_IRR);
|
|
iowrite8(0xbf, tc6393xb->scr + SCR_IMR);
|
|
|
|
printk(KERN_INFO "Toshiba tc6393xb revision %d at 0x%08lx, irq %d\n",
|
|
tmio_ioread8(tc6393xb->scr + SCR_REVID),
|
|
(unsigned long) iomem->start, tc6393xb->irq);
|
|
|
|
ret = tc6393xb_register_gpio(tc6393xb);
|
|
if (ret)
|
|
goto err_gpio_add;
|
|
|
|
tc6393xb_attach_irq(dev);
|
|
|
|
tc6393xb_cells[TC6393XB_CELL_NAND].platform_data = tcpd->nand_data;
|
|
tc6393xb_cells[TC6393XB_CELL_NAND].pdata_size =
|
|
sizeof(*tcpd->nand_data);
|
|
tc6393xb_cells[TC6393XB_CELL_FB].platform_data = tcpd->fb_data;
|
|
tc6393xb_cells[TC6393XB_CELL_FB].pdata_size = sizeof(*tcpd->fb_data);
|
|
|
|
ret = mfd_add_devices(&dev->dev, dev->id,
|
|
tc6393xb_cells, ARRAY_SIZE(tc6393xb_cells),
|
|
iomem, tcpd->irq_base, NULL);
|
|
|
|
if (!ret)
|
|
return 0;
|
|
|
|
tc6393xb_detach_irq(dev);
|
|
err_gpio_add:
|
|
tcpd->disable(dev);
|
|
err_enable:
|
|
clk_disable_unprepare(tc6393xb->clk);
|
|
err_clk_enable:
|
|
iounmap(tc6393xb->scr);
|
|
err_ioremap:
|
|
release_resource(&tc6393xb->rscr);
|
|
err_request_scr:
|
|
clk_put(tc6393xb->clk);
|
|
err_noirq:
|
|
err_clk_get:
|
|
kfree(tc6393xb);
|
|
err_kzalloc:
|
|
return ret;
|
|
}
|
|
|
|
static int tc6393xb_remove(struct platform_device *dev)
|
|
{
|
|
struct tc6393xb_platform_data *tcpd = dev_get_platdata(&dev->dev);
|
|
struct tc6393xb *tc6393xb = platform_get_drvdata(dev);
|
|
int ret;
|
|
|
|
mfd_remove_devices(&dev->dev);
|
|
|
|
tc6393xb_detach_irq(dev);
|
|
|
|
ret = tcpd->disable(dev);
|
|
clk_disable_unprepare(tc6393xb->clk);
|
|
iounmap(tc6393xb->scr);
|
|
release_resource(&tc6393xb->rscr);
|
|
clk_put(tc6393xb->clk);
|
|
kfree(tc6393xb);
|
|
|
|
return ret;
|
|
}
|
|
|
|
#ifdef CONFIG_PM
|
|
static int tc6393xb_suspend(struct platform_device *dev, pm_message_t state)
|
|
{
|
|
struct tc6393xb_platform_data *tcpd = dev_get_platdata(&dev->dev);
|
|
struct tc6393xb *tc6393xb = platform_get_drvdata(dev);
|
|
int i, ret;
|
|
|
|
tc6393xb->suspend_state.ccr = ioread16(tc6393xb->scr + SCR_CCR);
|
|
tc6393xb->suspend_state.fer = ioread8(tc6393xb->scr + SCR_FER);
|
|
|
|
for (i = 0; i < 3; i++) {
|
|
tc6393xb->suspend_state.gpo_dsr[i] =
|
|
ioread8(tc6393xb->scr + SCR_GPO_DSR(i));
|
|
tc6393xb->suspend_state.gpo_doecr[i] =
|
|
ioread8(tc6393xb->scr + SCR_GPO_DOECR(i));
|
|
tc6393xb->suspend_state.gpi_bcr[i] =
|
|
ioread8(tc6393xb->scr + SCR_GPI_BCR(i));
|
|
}
|
|
ret = tcpd->suspend(dev);
|
|
clk_disable_unprepare(tc6393xb->clk);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int tc6393xb_resume(struct platform_device *dev)
|
|
{
|
|
struct tc6393xb_platform_data *tcpd = dev_get_platdata(&dev->dev);
|
|
struct tc6393xb *tc6393xb = platform_get_drvdata(dev);
|
|
int ret;
|
|
int i;
|
|
|
|
ret = clk_prepare_enable(tc6393xb->clk);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = tcpd->resume(dev);
|
|
if (ret)
|
|
return ret;
|
|
|
|
if (!tcpd->resume_restore)
|
|
return 0;
|
|
|
|
iowrite8(tc6393xb->suspend_state.fer, tc6393xb->scr + SCR_FER);
|
|
iowrite16(tcpd->scr_pll2cr, tc6393xb->scr + SCR_PLL2CR);
|
|
iowrite16(tc6393xb->suspend_state.ccr, tc6393xb->scr + SCR_CCR);
|
|
iowrite16(SCR_MCR_RDY_OPENDRAIN | SCR_MCR_RDY_UNK | SCR_MCR_RDY_EN |
|
|
SCR_MCR_INT_OPENDRAIN | SCR_MCR_INT_UNK | SCR_MCR_INT_EN |
|
|
BIT(15), tc6393xb->scr + SCR_MCR);
|
|
iowrite16(tcpd->scr_gper, tc6393xb->scr + SCR_GPER);
|
|
iowrite8(0, tc6393xb->scr + SCR_IRR);
|
|
iowrite8(0xbf, tc6393xb->scr + SCR_IMR);
|
|
|
|
for (i = 0; i < 3; i++) {
|
|
iowrite8(tc6393xb->suspend_state.gpo_dsr[i],
|
|
tc6393xb->scr + SCR_GPO_DSR(i));
|
|
iowrite8(tc6393xb->suspend_state.gpo_doecr[i],
|
|
tc6393xb->scr + SCR_GPO_DOECR(i));
|
|
iowrite8(tc6393xb->suspend_state.gpi_bcr[i],
|
|
tc6393xb->scr + SCR_GPI_BCR(i));
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#else
|
|
#define tc6393xb_suspend NULL
|
|
#define tc6393xb_resume NULL
|
|
#endif
|
|
|
|
static struct platform_driver tc6393xb_driver = {
|
|
.probe = tc6393xb_probe,
|
|
.remove = tc6393xb_remove,
|
|
.suspend = tc6393xb_suspend,
|
|
.resume = tc6393xb_resume,
|
|
|
|
.driver = {
|
|
.name = "tc6393xb",
|
|
},
|
|
};
|
|
|
|
static int __init tc6393xb_init(void)
|
|
{
|
|
return platform_driver_register(&tc6393xb_driver);
|
|
}
|
|
|
|
static void __exit tc6393xb_exit(void)
|
|
{
|
|
platform_driver_unregister(&tc6393xb_driver);
|
|
}
|
|
|
|
subsys_initcall(tc6393xb_init);
|
|
module_exit(tc6393xb_exit);
|
|
|
|
MODULE_LICENSE("GPL v2");
|
|
MODULE_AUTHOR("Ian Molton, Dmitry Baryshkov and Dirk Opfer");
|
|
MODULE_DESCRIPTION("tc6393xb Toshiba Mobile IO Controller");
|
|
MODULE_ALIAS("platform:tc6393xb");
|
|
|