mirror of
https://github.com/torvalds/linux.git
synced 2024-12-25 12:21:37 +00:00
4b226fbde6
This change documents a new property for the snps,dw-apb-ssi device, allowing an implementer to specify either four byte or two bytes access to the SPI controller data register. This supports a change that unbreaks this driver on picoXcell platforms. Signed-off-by: Michael van der Westhuizen <michael@smart-africa.com> Signed-off-by: Mark Brown <broonie@kernel.org>
31 lines
897 B
Plaintext
31 lines
897 B
Plaintext
Synopsys DesignWare AMBA 2.0 Synchronous Serial Interface.
|
|
|
|
Required properties:
|
|
- compatible : "snps,dw-apb-ssi"
|
|
- reg : The register base for the controller.
|
|
- interrupts : One interrupt, used by the controller.
|
|
- #address-cells : <1>, as required by generic SPI binding.
|
|
- #size-cells : <0>, also as required by generic SPI binding.
|
|
|
|
Optional properties:
|
|
- cs-gpios : Specifies the gpio pis to be used for chipselects.
|
|
- num-cs : The number of chipselects. If omitted, this will default to 4.
|
|
- reg-io-width : The I/O register width (in bytes) implemented by this
|
|
device. Supported values are 2 or 4 (the default).
|
|
|
|
Child nodes as per the generic SPI binding.
|
|
|
|
Example:
|
|
|
|
spi@fff00000 {
|
|
compatible = "snps,dw-apb-ssi";
|
|
reg = <0xfff00000 0x1000>;
|
|
interrupts = <0 154 4>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
num-cs = <2>;
|
|
cs-gpios = <&gpio0 13 0>,
|
|
<&gpio0 14 0>;
|
|
};
|
|
|