mirror of
https://github.com/torvalds/linux.git
synced 2024-11-07 12:41:55 +00:00
94c12cc7d1
Major cleanup of all s390 inline assemblies. They now have a common coding style. Quite a few have been shortened, mainly by using register asm variables. Use of the EX_TABLE macro helps as well. The atomic ops, bit ops and locking inlines new use the Q-constraint if a newer gcc is used. That results in slightly better code. Thanks to Christian Borntraeger for proof reading the changes. Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
207 lines
3.9 KiB
C
207 lines
3.9 KiB
C
#ifndef S390_CIO_IOASM_H
|
|
#define S390_CIO_IOASM_H
|
|
|
|
#include "schid.h"
|
|
|
|
/*
|
|
* TPI info structure
|
|
*/
|
|
struct tpi_info {
|
|
struct subchannel_id schid;
|
|
__u32 intparm; /* interruption parameter */
|
|
__u32 adapter_IO : 1;
|
|
__u32 reserved2 : 1;
|
|
__u32 isc : 3;
|
|
__u32 reserved3 : 12;
|
|
__u32 int_type : 3;
|
|
__u32 reserved4 : 12;
|
|
} __attribute__ ((packed));
|
|
|
|
|
|
/*
|
|
* Some S390 specific IO instructions as inline
|
|
*/
|
|
|
|
static inline int stsch(struct subchannel_id schid,
|
|
volatile struct schib *addr)
|
|
{
|
|
register struct subchannel_id reg1 asm ("1") = schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" stsch 0(%2)\n"
|
|
" ipm %0\n"
|
|
" srl %0,28"
|
|
: "=d" (ccode) : "d" (reg1), "a" (addr), "m" (*addr) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int stsch_err(struct subchannel_id schid,
|
|
volatile struct schib *addr)
|
|
{
|
|
register struct subchannel_id reg1 asm ("1") = schid;
|
|
int ccode = -EIO;
|
|
|
|
asm volatile(
|
|
" stsch 0(%2)\n"
|
|
"0: ipm %0\n"
|
|
" srl %0,28\n"
|
|
"1:\n"
|
|
EX_TABLE(0b,1b)
|
|
: "+d" (ccode) : "d" (reg1), "a" (addr), "m" (*addr) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int msch(struct subchannel_id schid,
|
|
volatile struct schib *addr)
|
|
{
|
|
register struct subchannel_id reg1 asm ("1") = schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" msch 0(%2)\n"
|
|
" ipm %0\n"
|
|
" srl %0,28"
|
|
: "=d" (ccode) : "d" (reg1), "a" (addr), "m" (*addr) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int msch_err(struct subchannel_id schid,
|
|
volatile struct schib *addr)
|
|
{
|
|
register struct subchannel_id reg1 asm ("1") = schid;
|
|
int ccode = -EIO;
|
|
|
|
asm volatile(
|
|
" msch 0(%2)\n"
|
|
"0: ipm %0\n"
|
|
" srl %0,28\n"
|
|
"1:\n"
|
|
EX_TABLE(0b,1b)
|
|
: "+d" (ccode) : "d" (reg1), "a" (addr), "m" (*addr) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int tsch(struct subchannel_id schid,
|
|
volatile struct irb *addr)
|
|
{
|
|
register struct subchannel_id reg1 asm ("1") = schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" tsch 0(%2)\n"
|
|
" ipm %0\n"
|
|
" srl %0,28"
|
|
: "=d" (ccode) : "d" (reg1), "a" (addr), "m" (*addr) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int tpi( volatile struct tpi_info *addr)
|
|
{
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" tpi 0(%1)\n"
|
|
" ipm %0\n"
|
|
" srl %0,28"
|
|
: "=d" (ccode) : "a" (addr), "m" (*addr) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int ssch(struct subchannel_id schid,
|
|
volatile struct orb *addr)
|
|
{
|
|
register struct subchannel_id reg1 asm ("1") = schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" ssch 0(%2)\n"
|
|
" ipm %0\n"
|
|
" srl %0,28"
|
|
: "=d" (ccode) : "d" (reg1), "a" (addr), "m" (*addr) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int rsch(struct subchannel_id schid)
|
|
{
|
|
register struct subchannel_id reg1 asm ("1") = schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" rsch\n"
|
|
" ipm %0\n"
|
|
" srl %0,28"
|
|
: "=d" (ccode) : "d" (reg1) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int csch(struct subchannel_id schid)
|
|
{
|
|
register struct subchannel_id reg1 asm ("1") = schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" csch\n"
|
|
" ipm %0\n"
|
|
" srl %0,28"
|
|
: "=d" (ccode) : "d" (reg1) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int hsch(struct subchannel_id schid)
|
|
{
|
|
register struct subchannel_id reg1 asm ("1") = schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" hsch\n"
|
|
" ipm %0\n"
|
|
" srl %0,28"
|
|
: "=d" (ccode) : "d" (reg1) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int xsch(struct subchannel_id schid)
|
|
{
|
|
register struct subchannel_id reg1 asm ("1") = schid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" .insn rre,0xb2760000,%1,0\n"
|
|
" ipm %0\n"
|
|
" srl %0,28"
|
|
: "=d" (ccode) : "d" (reg1) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
static inline int chsc(void *chsc_area)
|
|
{
|
|
typedef struct { char _[4096]; } addr_type;
|
|
int cc;
|
|
|
|
asm volatile(
|
|
" .insn rre,0xb25f0000,%2,0\n"
|
|
" ipm %0\n"
|
|
" srl %0,28\n"
|
|
: "=d" (cc), "=m" (*(addr_type *) chsc_area)
|
|
: "d" (chsc_area), "m" (*(addr_type *) chsc_area)
|
|
: "cc");
|
|
return cc;
|
|
}
|
|
|
|
static inline int rchp(int chpid)
|
|
{
|
|
register unsigned int reg1 asm ("1") = chpid;
|
|
int ccode;
|
|
|
|
asm volatile(
|
|
" lr 1,%1\n"
|
|
" rchp\n"
|
|
" ipm %0\n"
|
|
" srl %0,28"
|
|
: "=d" (ccode) : "d" (reg1) : "cc");
|
|
return ccode;
|
|
}
|
|
|
|
#endif
|