mirror of
https://github.com/torvalds/linux.git
synced 2024-11-25 21:51:40 +00:00
f00b45db02
After commit 0edb555a65 ("platform: Make platform_driver::remove()
return void") .remove() is (again) the right callback to implement for
platform drivers.
Convert all clk drivers to use .remove(), with the eventual goal to drop
struct platform_driver::remove_new(). As .remove() and .remove_new() have
the same prototypes, conversion is done by just changing the structure
member name in the driver initializer.
Signed-off-by: Uwe Kleine-König <u.kleine-koenig@baylibre.com>
Link: https://lore.kernel.org/r/20240909144026.870565-2-u.kleine-koenig@baylibre.com
Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> # renesas
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
69 lines
1.8 KiB
C
69 lines
1.8 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
//
|
|
// Copyright (c) 2022 MediaTek Inc.
|
|
// Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/platform_device.h>
|
|
#include <dt-bindings/clock/mt8186-clk.h>
|
|
|
|
#include "clk-mtk.h"
|
|
|
|
static const char * const mcu_armpll_ll_parents[] = {
|
|
"clk26m",
|
|
"armpll_ll",
|
|
"mainpll",
|
|
"univpll_d2"
|
|
};
|
|
|
|
static const char * const mcu_armpll_bl_parents[] = {
|
|
"clk26m",
|
|
"armpll_bl",
|
|
"mainpll",
|
|
"univpll_d2"
|
|
};
|
|
|
|
static const char * const mcu_armpll_bus_parents[] = {
|
|
"clk26m",
|
|
"ccipll",
|
|
"mainpll",
|
|
"univpll_d2"
|
|
};
|
|
|
|
/*
|
|
* We only configure the CPU muxes when adjust CPU frequency in MediaTek CPUFreq Driver.
|
|
* Other fields like divider always keep the same value. (set once in bootloader)
|
|
*/
|
|
static struct mtk_composite mcu_muxes[] = {
|
|
/* CPU_PLLDIV_CFG0 */
|
|
MUX(CLK_MCU_ARMPLL_LL_SEL, "mcu_armpll_ll_sel", mcu_armpll_ll_parents, 0x2A0, 9, 2),
|
|
/* CPU_PLLDIV_CFG1 */
|
|
MUX(CLK_MCU_ARMPLL_BL_SEL, "mcu_armpll_bl_sel", mcu_armpll_bl_parents, 0x2A4, 9, 2),
|
|
/* BUS_PLLDIV_CFG */
|
|
MUX(CLK_MCU_ARMPLL_BUS_SEL, "mcu_armpll_bus_sel", mcu_armpll_bus_parents, 0x2E0, 9, 2),
|
|
};
|
|
|
|
static const struct mtk_clk_desc mcu_desc = {
|
|
.composite_clks = mcu_muxes,
|
|
.num_composite_clks = ARRAY_SIZE(mcu_muxes),
|
|
};
|
|
|
|
static const struct of_device_id of_match_clk_mt8186_mcu[] = {
|
|
{ .compatible = "mediatek,mt8186-mcusys", .data = &mcu_desc },
|
|
{ /* sentinel */}
|
|
};
|
|
MODULE_DEVICE_TABLE(of, of_match_clk_mt8186_mcu);
|
|
|
|
static struct platform_driver clk_mt8186_mcu_drv = {
|
|
.driver = {
|
|
.name = "clk-mt8186-mcu",
|
|
.of_match_table = of_match_clk_mt8186_mcu,
|
|
},
|
|
.probe = mtk_clk_simple_probe,
|
|
.remove = mtk_clk_simple_remove,
|
|
};
|
|
module_platform_driver(clk_mt8186_mcu_drv);
|
|
|
|
MODULE_DESCRIPTION("MediaTek MT8186 mcusys clocks driver");
|
|
MODULE_LICENSE("GPL");
|