mirror of
https://github.com/torvalds/linux.git
synced 2024-12-22 10:56:40 +00:00
bc3668ea04
For common arm zImage existing nand header file in platform specific location was moved to generic platform data location, but it contained more than platform data, remove it. New local header has been created for exposing functions. Also move gpmc-nand platform data to platform header meant for nand from gpmc header file Signed-off-by: Afzal Mohammed <afzal@ti.com>
144 lines
3.6 KiB
C
144 lines
3.6 KiB
C
/*
|
|
* gpmc-nand.c
|
|
*
|
|
* Copyright (C) 2009 Texas Instruments
|
|
* Vimal Singh <vimalsingh@ti.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/io.h>
|
|
#include <linux/mtd/nand.h>
|
|
#include <linux/platform_data/mtd-nand-omap2.h>
|
|
|
|
#include <asm/mach/flash.h>
|
|
|
|
#include <plat/gpmc.h>
|
|
|
|
#include "soc.h"
|
|
#include "gpmc-nand.h"
|
|
|
|
/* minimum size for IO mapping */
|
|
#define NAND_IO_SIZE 4
|
|
|
|
static struct resource gpmc_nand_resource[] = {
|
|
{
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device gpmc_nand_device = {
|
|
.name = "omap2-nand",
|
|
.id = 0,
|
|
.num_resources = ARRAY_SIZE(gpmc_nand_resource),
|
|
.resource = gpmc_nand_resource,
|
|
};
|
|
|
|
static int omap2_nand_gpmc_retime(
|
|
struct omap_nand_platform_data *gpmc_nand_data,
|
|
struct gpmc_timings *gpmc_t)
|
|
{
|
|
struct gpmc_timings t;
|
|
int err;
|
|
|
|
memset(&t, 0, sizeof(t));
|
|
t.sync_clk = gpmc_t->sync_clk;
|
|
t.cs_on = gpmc_round_ns_to_ticks(gpmc_t->cs_on);
|
|
t.adv_on = gpmc_round_ns_to_ticks(gpmc_t->adv_on);
|
|
|
|
/* Read */
|
|
t.adv_rd_off = gpmc_round_ns_to_ticks(gpmc_t->adv_rd_off);
|
|
t.oe_on = t.adv_on;
|
|
t.access = gpmc_round_ns_to_ticks(gpmc_t->access);
|
|
t.oe_off = gpmc_round_ns_to_ticks(gpmc_t->oe_off);
|
|
t.cs_rd_off = gpmc_round_ns_to_ticks(gpmc_t->cs_rd_off);
|
|
t.rd_cycle = gpmc_round_ns_to_ticks(gpmc_t->rd_cycle);
|
|
|
|
/* Write */
|
|
t.adv_wr_off = gpmc_round_ns_to_ticks(gpmc_t->adv_wr_off);
|
|
t.we_on = t.oe_on;
|
|
if (cpu_is_omap34xx()) {
|
|
t.wr_data_mux_bus = gpmc_round_ns_to_ticks(gpmc_t->wr_data_mux_bus);
|
|
t.wr_access = gpmc_round_ns_to_ticks(gpmc_t->wr_access);
|
|
}
|
|
t.we_off = gpmc_round_ns_to_ticks(gpmc_t->we_off);
|
|
t.cs_wr_off = gpmc_round_ns_to_ticks(gpmc_t->cs_wr_off);
|
|
t.wr_cycle = gpmc_round_ns_to_ticks(gpmc_t->wr_cycle);
|
|
|
|
/* Configure GPMC */
|
|
if (gpmc_nand_data->devsize == NAND_BUSWIDTH_16)
|
|
gpmc_cs_configure(gpmc_nand_data->cs, GPMC_CONFIG_DEV_SIZE, 1);
|
|
else
|
|
gpmc_cs_configure(gpmc_nand_data->cs, GPMC_CONFIG_DEV_SIZE, 0);
|
|
gpmc_cs_configure(gpmc_nand_data->cs,
|
|
GPMC_CONFIG_DEV_TYPE, GPMC_DEVICETYPE_NAND);
|
|
gpmc_cs_configure(gpmc_nand_data->cs, GPMC_CONFIG_WP, 0);
|
|
err = gpmc_cs_set_timings(gpmc_nand_data->cs, &t);
|
|
if (err)
|
|
return err;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int __init gpmc_nand_init(struct omap_nand_platform_data *gpmc_nand_data,
|
|
struct gpmc_timings *gpmc_t)
|
|
{
|
|
int err = 0;
|
|
struct device *dev = &gpmc_nand_device.dev;
|
|
|
|
gpmc_nand_device.dev.platform_data = gpmc_nand_data;
|
|
|
|
err = gpmc_cs_request(gpmc_nand_data->cs, NAND_IO_SIZE,
|
|
(unsigned long *)&gpmc_nand_resource[0].start);
|
|
if (err < 0) {
|
|
dev_err(dev, "Cannot request GPMC CS\n");
|
|
return err;
|
|
}
|
|
|
|
gpmc_nand_resource[0].end = gpmc_nand_resource[0].start +
|
|
NAND_IO_SIZE - 1;
|
|
|
|
gpmc_nand_resource[1].start =
|
|
gpmc_get_client_irq(GPMC_IRQ_FIFOEVENTENABLE);
|
|
gpmc_nand_resource[2].start =
|
|
gpmc_get_client_irq(GPMC_IRQ_COUNT_EVENT);
|
|
|
|
if (gpmc_t) {
|
|
err = omap2_nand_gpmc_retime(gpmc_nand_data, gpmc_t);
|
|
if (err < 0) {
|
|
dev_err(dev, "Unable to set gpmc timings: %d\n", err);
|
|
return err;
|
|
}
|
|
}
|
|
|
|
/* Enable RD PIN Monitoring Reg */
|
|
if (gpmc_nand_data->dev_ready) {
|
|
gpmc_cs_configure(gpmc_nand_data->cs, GPMC_CONFIG_RDY_BSY, 1);
|
|
}
|
|
|
|
gpmc_update_nand_reg(&gpmc_nand_data->reg, gpmc_nand_data->cs);
|
|
|
|
err = platform_device_register(&gpmc_nand_device);
|
|
if (err < 0) {
|
|
dev_err(dev, "Unable to register NAND device\n");
|
|
goto out_free_cs;
|
|
}
|
|
|
|
return 0;
|
|
|
|
out_free_cs:
|
|
gpmc_cs_free(gpmc_nand_data->cs);
|
|
|
|
return err;
|
|
}
|