mirror of
https://github.com/torvalds/linux.git
synced 2024-12-17 08:31:39 +00:00
c9c0957286
Split up all the hardware register definitions previously found in hardware.h into per-SoC files db8500-regs.h and db5500-regs.h. Rename a couple of macros to prepare for sharing code between the variants. Acked-by: Linus Walleij <linus.walleij@stericsson.com> Acked-by: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com> Signed-off-by: Rabin Vincent <rabin.vincent@stericsson.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
136 lines
5.1 KiB
C
136 lines
5.1 KiB
C
/*
|
|
* Copyright (C) ST-Ericsson SA 2010
|
|
*
|
|
* License terms: GNU General Public License (GPL) version 2
|
|
*/
|
|
|
|
#ifndef __MACH_DB8500_REGS_H
|
|
#define __MACH_DB8500_REGS_H
|
|
|
|
#define U8500_PER3_BASE 0x80000000
|
|
#define U8500_STM_BASE 0x80100000
|
|
#define U8500_STM_REG_BASE (U8500_STM_BASE + 0xF000)
|
|
#define U8500_PER2_BASE 0x80110000
|
|
#define U8500_PER1_BASE 0x80120000
|
|
#define U8500_B2R2_BASE 0x80130000
|
|
#define U8500_HSEM_BASE 0x80140000
|
|
#define U8500_PER4_BASE 0x80150000
|
|
#define U8500_ICN_BASE 0x81000000
|
|
|
|
#define U8500_BOOT_ROM_BASE 0x90000000
|
|
/* ASIC ID is at 0xff4 offset within this region */
|
|
#define U8500_ASIC_ID_BASE 0x9001F000
|
|
|
|
#define U8500_PER6_BASE 0xa03c0000
|
|
#define U8500_PER5_BASE 0xa03e0000
|
|
#define U8500_PER7_BASE_ED 0xa03d0000
|
|
|
|
#define U8500_SVA_BASE 0xa0100000
|
|
#define U8500_SIA_BASE 0xa0200000
|
|
|
|
#define U8500_SGA_BASE 0xa0300000
|
|
#define U8500_MCDE_BASE 0xa0350000
|
|
#define U8500_DMA_BASE_ED 0xa0362000
|
|
#define U8500_DMA_BASE 0x801C0000 /* v1 */
|
|
|
|
#define U8500_SBAG_BASE 0xa0390000
|
|
|
|
#define U8500_SCU_BASE 0xa0410000
|
|
#define U8500_GIC_CPU_BASE 0xa0410100
|
|
#define U8500_TWD_BASE 0xa0410600
|
|
#define U8500_GIC_DIST_BASE 0xa0411000
|
|
#define U8500_L2CC_BASE 0xa0412000
|
|
|
|
#define U8500_MODEM_I2C 0xb7e02000
|
|
|
|
#define U8500_GPIO0_BASE (U8500_PER1_BASE + 0xE000)
|
|
#define U8500_GPIO1_BASE (U8500_PER3_BASE + 0xE000)
|
|
#define U8500_GPIO2_BASE (U8500_PER2_BASE + 0xE000)
|
|
#define U8500_GPIO3_BASE (U8500_PER5_BASE + 0x1E000)
|
|
|
|
/* per7 base addressess */
|
|
#define U8500_CR_BASE_ED (U8500_PER7_BASE_ED + 0x8000)
|
|
#define U8500_MTU0_BASE_ED (U8500_PER7_BASE_ED + 0xa000)
|
|
#define U8500_MTU1_BASE_ED (U8500_PER7_BASE_ED + 0xb000)
|
|
#define U8500_TZPC0_BASE_ED (U8500_PER7_BASE_ED + 0xc000)
|
|
#define U8500_CLKRST7_BASE_ED (U8500_PER7_BASE_ED + 0xf000)
|
|
|
|
#define U8500_UART0_BASE (U8500_PER1_BASE + 0x0000)
|
|
#define U8500_UART1_BASE (U8500_PER1_BASE + 0x1000)
|
|
|
|
/* per6 base addressess */
|
|
#define U8500_RNG_BASE (U8500_PER6_BASE + 0x0000)
|
|
#define U8500_PKA_BASE (U8500_PER6_BASE + 0x1000)
|
|
#define U8500_PKAM_BASE (U8500_PER6_BASE + 0x2000)
|
|
#define U8500_MTU0_BASE (U8500_PER6_BASE + 0x6000) /* v1 */
|
|
#define U8500_MTU1_BASE (U8500_PER6_BASE + 0x7000) /* v1 */
|
|
#define U8500_CR_BASE (U8500_PER6_BASE + 0x8000) /* v1 */
|
|
#define U8500_CRYPTO0_BASE (U8500_PER6_BASE + 0xa000)
|
|
#define U8500_CRYPTO1_BASE (U8500_PER6_BASE + 0xb000)
|
|
#define U8500_CLKRST6_BASE (U8500_PER6_BASE + 0xf000)
|
|
|
|
/* per5 base addressess */
|
|
#define U8500_USBOTG_BASE (U8500_PER5_BASE + 0x00000)
|
|
#define U8500_CLKRST5_BASE (U8500_PER5_BASE + 0x1f000)
|
|
|
|
/* per4 base addressess */
|
|
#define U8500_BACKUPRAM0_BASE (U8500_PER4_BASE + 0x00000)
|
|
#define U8500_BACKUPRAM1_BASE (U8500_PER4_BASE + 0x01000)
|
|
#define U8500_RTT0_BASE (U8500_PER4_BASE + 0x02000)
|
|
#define U8500_RTT1_BASE (U8500_PER4_BASE + 0x03000)
|
|
#define U8500_RTC_BASE (U8500_PER4_BASE + 0x04000)
|
|
#define U8500_SCR_BASE (U8500_PER4_BASE + 0x05000)
|
|
#define U8500_DMC_BASE (U8500_PER4_BASE + 0x06000)
|
|
#define U8500_PRCMU_BASE (U8500_PER4_BASE + 0x07000)
|
|
#define U8500_PRCMU_TCDM_BASE (U8500_PER4_BASE + 0x0f000)
|
|
|
|
/* per3 base addresses */
|
|
#define U8500_FSMC_BASE (U8500_PER3_BASE + 0x0000)
|
|
#define U8500_SSP0_BASE (U8500_PER3_BASE + 0x2000)
|
|
#define U8500_SSP1_BASE (U8500_PER3_BASE + 0x3000)
|
|
#define U8500_I2C0_BASE (U8500_PER3_BASE + 0x4000)
|
|
#define U8500_SDI2_BASE (U8500_PER3_BASE + 0x5000)
|
|
#define U8500_SKE_BASE (U8500_PER3_BASE + 0x6000)
|
|
#define U8500_UART2_BASE (U8500_PER3_BASE + 0x7000)
|
|
#define U8500_SDI5_BASE (U8500_PER3_BASE + 0x8000)
|
|
#define U8500_CLKRST3_BASE (U8500_PER3_BASE + 0xf000)
|
|
|
|
/* per2 base addressess */
|
|
#define U8500_I2C3_BASE (U8500_PER2_BASE + 0x0000)
|
|
#define U8500_SPI2_BASE (U8500_PER2_BASE + 0x1000)
|
|
#define U8500_SPI1_BASE (U8500_PER2_BASE + 0x2000)
|
|
#define U8500_PWL_BASE (U8500_PER2_BASE + 0x3000)
|
|
#define U8500_SDI4_BASE (U8500_PER2_BASE + 0x4000)
|
|
#define U8500_MSP2_BASE (U8500_PER2_BASE + 0x7000)
|
|
#define U8500_SDI1_BASE (U8500_PER2_BASE + 0x8000)
|
|
#define U8500_SDI3_BASE (U8500_PER2_BASE + 0x9000)
|
|
#define U8500_SPI0_BASE (U8500_PER2_BASE + 0xa000)
|
|
#define U8500_HSIR_BASE (U8500_PER2_BASE + 0xb000)
|
|
#define U8500_HSIT_BASE (U8500_PER2_BASE + 0xc000)
|
|
#define U8500_CLKRST2_BASE (U8500_PER2_BASE + 0xf000)
|
|
|
|
/* per1 base addresses */
|
|
#define U8500_I2C1_BASE (U8500_PER1_BASE + 0x2000)
|
|
#define U8500_MSP0_BASE (U8500_PER1_BASE + 0x3000)
|
|
#define U8500_MSP1_BASE (U8500_PER1_BASE + 0x4000)
|
|
#define U8500_SDI0_BASE (U8500_PER1_BASE + 0x6000)
|
|
#define U8500_I2C2_BASE (U8500_PER1_BASE + 0x8000)
|
|
#define U8500_SPI3_BASE (U8500_PER1_BASE + 0x9000)
|
|
#define U8500_I2C4_BASE (U8500_PER1_BASE + 0xa000)
|
|
#define U8500_SLIM0_BASE (U8500_PER1_BASE + 0xb000)
|
|
#define U8500_CLKRST1_BASE (U8500_PER1_BASE + 0xf000)
|
|
|
|
#define U8500_SHRM_GOP_INTERRUPT_BASE 0xB7C00040
|
|
|
|
#define U8500_GPIOBANK0_BASE U8500_GPIO0_BASE
|
|
#define U8500_GPIOBANK1_BASE (U8500_GPIO0_BASE + 0x80)
|
|
#define U8500_GPIOBANK2_BASE U8500_GPIO1_BASE
|
|
#define U8500_GPIOBANK3_BASE (U8500_GPIO1_BASE + 0x80)
|
|
#define U8500_GPIOBANK4_BASE (U8500_GPIO1_BASE + 0x100)
|
|
#define U8500_GPIOBANK5_BASE (U8500_GPIO1_BASE + 0x180)
|
|
#define U8500_GPIOBANK6_BASE U8500_GPIO2_BASE
|
|
#define U8500_GPIOBANK7_BASE (U8500_GPIO2_BASE + 0x80)
|
|
#define U8500_GPIOBANK8_BASE U8500_GPIO3_BASE
|
|
|
|
#endif
|