linux/arch/arm/include
Russell King b2c3e38a54 ARM: redo TTBR setup code for LPAE
Re-engineer the LPAE TTBR setup code.  Rather than passing some shifted
address in order to fit in a CPU register, pass either a full physical
address (in the case of r4, r5 for TTBR0) or a PFN (for TTBR1).

This removes the ARCH_PGD_SHIFT hack, and the last dangerous user of
cpu_set_ttbr() in the secondary CPU startup code path (which was there
to re-set TTBR1 to the appropriate high physical address space on
Keystone2.)

Tested-by: Murali Karicheri <m-karicheri2@ti.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2015-06-01 23:48:19 +01:00
..
asm ARM: redo TTBR setup code for LPAE 2015-06-01 23:48:19 +01:00
debug General cleanups for MSM/QCOM for 4.1 2015-04-03 13:20:42 -07:00
uapi/asm This mostly includes the PPC changes for 4.1, which this time cover 2015-04-26 13:06:22 -07:00