mirror of
https://github.com/torvalds/linux.git
synced 2024-12-16 16:12:52 +00:00
76adaa34db
ELD (EDID-Like Data) describes to the HDMI/DP audio driver the audio capabilities of the plugged monitor. This adds drm_edid_to_eld() for converting EDID to ELD. The converted ELD will be saved in a new drm_connector.eld[128] data field. This is necessary because the graphics driver will need to fixup some of the data fields (eg. HDMI/DP connection type, AV sync delay) before writing to the hardware ELD buffer. drm_av_sync_delay() will help the graphics drivers dynamically compute the AV sync delay for fixing-up the ELD. ELD selection policy: it's possible for one encoder to be associated with multiple connectors (ie. monitors), in which case the first found ELD will be returned by drm_select_eld(). This policy may not be suitable for all users, but let's start it simple first. The impact of ELD selection policy: assume there are two monitors, one supports stereo playback and the other has 8-channel output; cloned display mode is used, so that the two monitors are associated with the same internal encoder. If only the stereo playback capability is reported, the user won't be able to start 8-channel playback; if the 8-channel ELD is reported, then user space applications may send 8-channel samples down, however the user may actually be listening to the 2-channel monitor and not connecting speakers to the 8-channel monitor. According to James, many TVs will either refuse the display anything or pop-up an OSD warning whenever they receive hdmi audio which they cannot handle. Eventually we will require configurability and/or per-monitor audio control even when the video is cloned. CC: Zhao Yakui <yakui.zhao@intel.com> CC: Wang Zhenyu <zhenyu.z.wang@intel.com> CC: Jeremy Bush <contractfrombelow@gmail.com> CC: Christopher White <c.white@pulseforce.com> CC: Pierre-Louis Bossart <pierre-louis.bossart@intel.com> CC: Paul Menzel <paulepanter@users.sourceforge.net> CC: James Cloos <cloos@jhcloos.com> CC: Chris Wilson <chris@chris-wilson.co.uk> Signed-off-by: Ben Skeggs <bskeggs@redhat.com> Signed-off-by: Wu Fengguang <fengguang.wu@intel.com> Signed-off-by: Keith Packard <keithp@keithp.com>
243 lines
7.2 KiB
C
243 lines
7.2 KiB
C
/*
|
|
* Copyright © 2007-2008 Intel Corporation
|
|
* Jesse Barnes <jesse.barnes@intel.com>
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
#ifndef __DRM_EDID_H__
|
|
#define __DRM_EDID_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
#define EDID_LENGTH 128
|
|
#define DDC_ADDR 0x50
|
|
|
|
#define CEA_EXT 0x02
|
|
#define VTB_EXT 0x10
|
|
#define DI_EXT 0x40
|
|
#define LS_EXT 0x50
|
|
#define MI_EXT 0x60
|
|
|
|
struct est_timings {
|
|
u8 t1;
|
|
u8 t2;
|
|
u8 mfg_rsvd;
|
|
} __attribute__((packed));
|
|
|
|
/* 00=16:10, 01=4:3, 10=5:4, 11=16:9 */
|
|
#define EDID_TIMING_ASPECT_SHIFT 6
|
|
#define EDID_TIMING_ASPECT_MASK (0x3 << EDID_TIMING_ASPECT_SHIFT)
|
|
|
|
/* need to add 60 */
|
|
#define EDID_TIMING_VFREQ_SHIFT 0
|
|
#define EDID_TIMING_VFREQ_MASK (0x3f << EDID_TIMING_VFREQ_SHIFT)
|
|
|
|
struct std_timing {
|
|
u8 hsize; /* need to multiply by 8 then add 248 */
|
|
u8 vfreq_aspect;
|
|
} __attribute__((packed));
|
|
|
|
#define DRM_EDID_PT_HSYNC_POSITIVE (1 << 1)
|
|
#define DRM_EDID_PT_VSYNC_POSITIVE (1 << 2)
|
|
#define DRM_EDID_PT_SEPARATE_SYNC (3 << 3)
|
|
#define DRM_EDID_PT_STEREO (1 << 5)
|
|
#define DRM_EDID_PT_INTERLACED (1 << 7)
|
|
|
|
/* If detailed data is pixel timing */
|
|
struct detailed_pixel_timing {
|
|
u8 hactive_lo;
|
|
u8 hblank_lo;
|
|
u8 hactive_hblank_hi;
|
|
u8 vactive_lo;
|
|
u8 vblank_lo;
|
|
u8 vactive_vblank_hi;
|
|
u8 hsync_offset_lo;
|
|
u8 hsync_pulse_width_lo;
|
|
u8 vsync_offset_pulse_width_lo;
|
|
u8 hsync_vsync_offset_pulse_width_hi;
|
|
u8 width_mm_lo;
|
|
u8 height_mm_lo;
|
|
u8 width_height_mm_hi;
|
|
u8 hborder;
|
|
u8 vborder;
|
|
u8 misc;
|
|
} __attribute__((packed));
|
|
|
|
/* If it's not pixel timing, it'll be one of the below */
|
|
struct detailed_data_string {
|
|
u8 str[13];
|
|
} __attribute__((packed));
|
|
|
|
struct detailed_data_monitor_range {
|
|
u8 min_vfreq;
|
|
u8 max_vfreq;
|
|
u8 min_hfreq_khz;
|
|
u8 max_hfreq_khz;
|
|
u8 pixel_clock_mhz; /* need to multiply by 10 */
|
|
__le16 sec_gtf_toggle; /* A000=use above, 20=use below */
|
|
u8 hfreq_start_khz; /* need to multiply by 2 */
|
|
u8 c; /* need to divide by 2 */
|
|
__le16 m;
|
|
u8 k;
|
|
u8 j; /* need to divide by 2 */
|
|
} __attribute__((packed));
|
|
|
|
struct detailed_data_wpindex {
|
|
u8 white_yx_lo; /* Lower 2 bits each */
|
|
u8 white_x_hi;
|
|
u8 white_y_hi;
|
|
u8 gamma; /* need to divide by 100 then add 1 */
|
|
} __attribute__((packed));
|
|
|
|
struct detailed_data_color_point {
|
|
u8 windex1;
|
|
u8 wpindex1[3];
|
|
u8 windex2;
|
|
u8 wpindex2[3];
|
|
} __attribute__((packed));
|
|
|
|
struct cvt_timing {
|
|
u8 code[3];
|
|
} __attribute__((packed));
|
|
|
|
struct detailed_non_pixel {
|
|
u8 pad1;
|
|
u8 type; /* ff=serial, fe=string, fd=monitor range, fc=monitor name
|
|
fb=color point data, fa=standard timing data,
|
|
f9=undefined, f8=mfg. reserved */
|
|
u8 pad2;
|
|
union {
|
|
struct detailed_data_string str;
|
|
struct detailed_data_monitor_range range;
|
|
struct detailed_data_wpindex color;
|
|
struct std_timing timings[6];
|
|
struct cvt_timing cvt[4];
|
|
} data;
|
|
} __attribute__((packed));
|
|
|
|
#define EDID_DETAIL_EST_TIMINGS 0xf7
|
|
#define EDID_DETAIL_CVT_3BYTE 0xf8
|
|
#define EDID_DETAIL_COLOR_MGMT_DATA 0xf9
|
|
#define EDID_DETAIL_STD_MODES 0xfa
|
|
#define EDID_DETAIL_MONITOR_CPDATA 0xfb
|
|
#define EDID_DETAIL_MONITOR_NAME 0xfc
|
|
#define EDID_DETAIL_MONITOR_RANGE 0xfd
|
|
#define EDID_DETAIL_MONITOR_STRING 0xfe
|
|
#define EDID_DETAIL_MONITOR_SERIAL 0xff
|
|
|
|
struct detailed_timing {
|
|
__le16 pixel_clock; /* need to multiply by 10 KHz */
|
|
union {
|
|
struct detailed_pixel_timing pixel_data;
|
|
struct detailed_non_pixel other_data;
|
|
} data;
|
|
} __attribute__((packed));
|
|
|
|
#define DRM_EDID_INPUT_SERRATION_VSYNC (1 << 0)
|
|
#define DRM_EDID_INPUT_SYNC_ON_GREEN (1 << 1)
|
|
#define DRM_EDID_INPUT_COMPOSITE_SYNC (1 << 2)
|
|
#define DRM_EDID_INPUT_SEPARATE_SYNCS (1 << 3)
|
|
#define DRM_EDID_INPUT_BLANK_TO_BLACK (1 << 4)
|
|
#define DRM_EDID_INPUT_VIDEO_LEVEL (3 << 5)
|
|
#define DRM_EDID_INPUT_DIGITAL (1 << 7)
|
|
#define DRM_EDID_DIGITAL_DEPTH_MASK (7 << 4)
|
|
#define DRM_EDID_DIGITAL_DEPTH_UNDEF (0 << 4)
|
|
#define DRM_EDID_DIGITAL_DEPTH_6 (1 << 4)
|
|
#define DRM_EDID_DIGITAL_DEPTH_8 (2 << 4)
|
|
#define DRM_EDID_DIGITAL_DEPTH_10 (3 << 4)
|
|
#define DRM_EDID_DIGITAL_DEPTH_12 (4 << 4)
|
|
#define DRM_EDID_DIGITAL_DEPTH_14 (5 << 4)
|
|
#define DRM_EDID_DIGITAL_DEPTH_16 (6 << 4)
|
|
#define DRM_EDID_DIGITAL_DEPTH_RSVD (7 << 4)
|
|
#define DRM_EDID_DIGITAL_TYPE_UNDEF (0)
|
|
#define DRM_EDID_DIGITAL_TYPE_DVI (1)
|
|
#define DRM_EDID_DIGITAL_TYPE_HDMI_A (2)
|
|
#define DRM_EDID_DIGITAL_TYPE_HDMI_B (3)
|
|
#define DRM_EDID_DIGITAL_TYPE_MDDI (4)
|
|
#define DRM_EDID_DIGITAL_TYPE_DP (5)
|
|
|
|
#define DRM_EDID_FEATURE_DEFAULT_GTF (1 << 0)
|
|
#define DRM_EDID_FEATURE_PREFERRED_TIMING (1 << 1)
|
|
#define DRM_EDID_FEATURE_STANDARD_COLOR (1 << 2)
|
|
/* If analog */
|
|
#define DRM_EDID_FEATURE_DISPLAY_TYPE (3 << 3) /* 00=mono, 01=rgb, 10=non-rgb, 11=unknown */
|
|
/* If digital */
|
|
#define DRM_EDID_FEATURE_COLOR_MASK (3 << 3)
|
|
#define DRM_EDID_FEATURE_RGB (0 << 3)
|
|
#define DRM_EDID_FEATURE_RGB_YCRCB444 (1 << 3)
|
|
#define DRM_EDID_FEATURE_RGB_YCRCB422 (2 << 3)
|
|
#define DRM_EDID_FEATURE_RGB_YCRCB (3 << 3) /* both 4:4:4 and 4:2:2 */
|
|
|
|
#define DRM_EDID_FEATURE_PM_ACTIVE_OFF (1 << 5)
|
|
#define DRM_EDID_FEATURE_PM_SUSPEND (1 << 6)
|
|
#define DRM_EDID_FEATURE_PM_STANDBY (1 << 7)
|
|
|
|
struct edid {
|
|
u8 header[8];
|
|
/* Vendor & product info */
|
|
u8 mfg_id[2];
|
|
u8 prod_code[2];
|
|
u32 serial; /* FIXME: byte order */
|
|
u8 mfg_week;
|
|
u8 mfg_year;
|
|
/* EDID version */
|
|
u8 version;
|
|
u8 revision;
|
|
/* Display info: */
|
|
u8 input;
|
|
u8 width_cm;
|
|
u8 height_cm;
|
|
u8 gamma;
|
|
u8 features;
|
|
/* Color characteristics */
|
|
u8 red_green_lo;
|
|
u8 black_white_lo;
|
|
u8 red_x;
|
|
u8 red_y;
|
|
u8 green_x;
|
|
u8 green_y;
|
|
u8 blue_x;
|
|
u8 blue_y;
|
|
u8 white_x;
|
|
u8 white_y;
|
|
/* Est. timings and mfg rsvd timings*/
|
|
struct est_timings established_timings;
|
|
/* Standard timings 1-8*/
|
|
struct std_timing standard_timings[8];
|
|
/* Detailing timings 1-4 */
|
|
struct detailed_timing detailed_timings[4];
|
|
/* Number of 128 byte ext. blocks */
|
|
u8 extensions;
|
|
/* Checksum */
|
|
u8 checksum;
|
|
} __attribute__((packed));
|
|
|
|
#define EDID_PRODUCT_ID(e) ((e)->prod_code[0] | ((e)->prod_code[1] << 8))
|
|
|
|
struct drm_encoder;
|
|
struct drm_connector;
|
|
struct drm_display_mode;
|
|
void drm_edid_to_eld(struct drm_connector *connector, struct edid *edid);
|
|
int drm_av_sync_delay(struct drm_connector *connector,
|
|
struct drm_display_mode *mode);
|
|
struct drm_connector *drm_select_eld(struct drm_encoder *encoder,
|
|
struct drm_display_mode *mode);
|
|
|
|
#endif /* __DRM_EDID_H__ */
|