mirror of
https://github.com/torvalds/linux.git
synced 2024-12-06 11:01:43 +00:00
bcb63314e2
Drop the FSF's postal address from the source code files that typically contain mostly the license text. Of the 628 removed instances, 578 are outdated. The patch has been created with the following command without manual edits: git grep -l "675 Mass Ave\|59 Temple Place\|51 Franklin St" -- \ drivers/media/ include/media|while read i; do i=$i perl -e ' open(F,"< $ENV{i}"); $a=join("", <F>); $a =~ s/[ \t]*\*\n.*You should.*\n.*along with.*\n.*(\n.*USA.*$)?\n//m && $a =~ s/(^.*)Or, (point your browser to) /$1To obtain the license, $2\n$1/m; close(F); open(F, "> $ENV{i}"); print F $a; close(F);'; done Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
124 lines
3.5 KiB
C
124 lines
3.5 KiB
C
/*
|
|
* Driver for Zarlink DVB-T MT352 demodulator
|
|
*
|
|
* Written by Holger Waechtler <holger@qanu.de>
|
|
* and Daniel Mack <daniel@qanu.de>
|
|
*
|
|
* AVerMedia AVerTV DVB-T 771 support by
|
|
* Wolfram Joost <dbox2@frokaschwei.de>
|
|
*
|
|
* Support for Samsung TDTC9251DH01C(M) tuner
|
|
* Copyright (C) 2004 Antonio Mancuso <antonio.mancuso@digitaltelevision.it>
|
|
* Amauri Celani <acelani@essegi.net>
|
|
*
|
|
* DVICO FusionHDTV DVB-T1 and DVICO FusionHDTV DVB-T Lite support by
|
|
* Christopher Pascoe <c.pascoe@itee.uq.edu.au>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
*
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _MT352_PRIV_
|
|
#define _MT352_PRIV_
|
|
|
|
#define ID_MT352 0x13
|
|
|
|
#define msb(x) (((x) >> 8) & 0xff)
|
|
#define lsb(x) ((x) & 0xff)
|
|
|
|
enum mt352_reg_addr {
|
|
STATUS_0 = 0x00,
|
|
STATUS_1 = 0x01,
|
|
STATUS_2 = 0x02,
|
|
STATUS_3 = 0x03,
|
|
STATUS_4 = 0x04,
|
|
INTERRUPT_0 = 0x05,
|
|
INTERRUPT_1 = 0x06,
|
|
INTERRUPT_2 = 0x07,
|
|
INTERRUPT_3 = 0x08,
|
|
SNR = 0x09,
|
|
VIT_ERR_CNT_2 = 0x0A,
|
|
VIT_ERR_CNT_1 = 0x0B,
|
|
VIT_ERR_CNT_0 = 0x0C,
|
|
RS_ERR_CNT_2 = 0x0D,
|
|
RS_ERR_CNT_1 = 0x0E,
|
|
RS_ERR_CNT_0 = 0x0F,
|
|
RS_UBC_1 = 0x10,
|
|
RS_UBC_0 = 0x11,
|
|
AGC_GAIN_3 = 0x12,
|
|
AGC_GAIN_2 = 0x13,
|
|
AGC_GAIN_1 = 0x14,
|
|
AGC_GAIN_0 = 0x15,
|
|
FREQ_OFFSET_2 = 0x17,
|
|
FREQ_OFFSET_1 = 0x18,
|
|
FREQ_OFFSET_0 = 0x19,
|
|
TIMING_OFFSET_1 = 0x1A,
|
|
TIMING_OFFSET_0 = 0x1B,
|
|
CHAN_FREQ_1 = 0x1C,
|
|
CHAN_FREQ_0 = 0x1D,
|
|
TPS_RECEIVED_1 = 0x1E,
|
|
TPS_RECEIVED_0 = 0x1F,
|
|
TPS_CURRENT_1 = 0x20,
|
|
TPS_CURRENT_0 = 0x21,
|
|
TPS_CELL_ID_1 = 0x22,
|
|
TPS_CELL_ID_0 = 0x23,
|
|
TPS_MISC_DATA_2 = 0x24,
|
|
TPS_MISC_DATA_1 = 0x25,
|
|
TPS_MISC_DATA_0 = 0x26,
|
|
RESET = 0x50,
|
|
TPS_GIVEN_1 = 0x51,
|
|
TPS_GIVEN_0 = 0x52,
|
|
ACQ_CTL = 0x53,
|
|
TRL_NOMINAL_RATE_1 = 0x54,
|
|
TRL_NOMINAL_RATE_0 = 0x55,
|
|
INPUT_FREQ_1 = 0x56,
|
|
INPUT_FREQ_0 = 0x57,
|
|
TUNER_ADDR = 0x58,
|
|
CHAN_START_1 = 0x59,
|
|
CHAN_START_0 = 0x5A,
|
|
CONT_1 = 0x5B,
|
|
CONT_0 = 0x5C,
|
|
TUNER_GO = 0x5D,
|
|
STATUS_EN_0 = 0x5F,
|
|
STATUS_EN_1 = 0x60,
|
|
INTERRUPT_EN_0 = 0x61,
|
|
INTERRUPT_EN_1 = 0x62,
|
|
INTERRUPT_EN_2 = 0x63,
|
|
INTERRUPT_EN_3 = 0x64,
|
|
AGC_TARGET = 0x67,
|
|
AGC_CTL = 0x68,
|
|
CAPT_RANGE = 0x75,
|
|
SNR_SELECT_1 = 0x79,
|
|
SNR_SELECT_0 = 0x7A,
|
|
RS_ERR_PER_1 = 0x7C,
|
|
RS_ERR_PER_0 = 0x7D,
|
|
CHIP_ID = 0x7F,
|
|
CHAN_STOP_1 = 0x80,
|
|
CHAN_STOP_0 = 0x81,
|
|
CHAN_STEP_1 = 0x82,
|
|
CHAN_STEP_0 = 0x83,
|
|
FEC_LOCK_TIME = 0x85,
|
|
OFDM_LOCK_TIME = 0x86,
|
|
ACQ_DELAY = 0x87,
|
|
SCAN_CTL = 0x88,
|
|
CLOCK_CTL = 0x89,
|
|
CONFIG = 0x8A,
|
|
MCLK_RATIO = 0x8B,
|
|
GPP_CTL = 0x8C,
|
|
ADC_CTL_1 = 0x8E,
|
|
ADC_CTL_0 = 0x8F
|
|
};
|
|
|
|
/* here we assume 1/6MHz == 166.66kHz stepsize */
|
|
#define IF_FREQUENCYx6 217 /* 6 * 36.16666666667MHz */
|
|
|
|
#endif /* _MT352_PRIV_ */
|