mirror of
https://github.com/torvalds/linux.git
synced 2024-11-02 10:11:36 +00:00
7e8d5cd93f
The Freescale MX27 and MX31 SoCs have a EHCI controller onboard. The controller is capable of USB on the go. This patch adds a driver to support all three of them. Users have to pass details about serial interface configuration in the platform data. The USB OTG core used here is the ARC core, so the driver should be renamed and probably be merged with ehci-fsl.c eventually. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Daniel Mack <daniel@caiaq.de> Cc: David Brownell <dbrownell@users.sourceforge.net> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
93 lines
2.5 KiB
C
93 lines
2.5 KiB
C
/*
|
|
* Copyright (c) 2009 Daniel Mack <daniel@caiaq.de>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
* or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
* for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software Foundation,
|
|
* Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
|
|
#include <linux/platform_device.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <mach/mxc_ehci.h>
|
|
|
|
#define USBCTRL_OTGBASE_OFFSET 0x600
|
|
|
|
#define MX31_OTG_SIC_SHIFT 29
|
|
#define MX31_OTG_SIC_MASK (0xf << MX31_OTG_SIC_SHIFT)
|
|
#define MX31_OTG_PM_BIT (1 << 24)
|
|
|
|
#define MX31_H2_SIC_SHIFT 21
|
|
#define MX31_H2_SIC_MASK (0xf << MX31_H2_SIC_SHIFT)
|
|
#define MX31_H2_PM_BIT (1 << 16)
|
|
#define MX31_H2_DT_BIT (1 << 5)
|
|
|
|
#define MX31_H1_SIC_SHIFT 13
|
|
#define MX31_H1_SIC_MASK (0xf << MX31_H1_SIC_SHIFT)
|
|
#define MX31_H1_PM_BIT (1 << 8)
|
|
#define MX31_H1_DT_BIT (1 << 4)
|
|
|
|
int mxc_set_usbcontrol(int port, unsigned int flags)
|
|
{
|
|
unsigned int v;
|
|
|
|
if (cpu_is_mx31()) {
|
|
v = readl(IO_ADDRESS(MX31_OTG_BASE_ADDR +
|
|
USBCTRL_OTGBASE_OFFSET));
|
|
|
|
switch (port) {
|
|
case 0: /* OTG port */
|
|
v &= ~(MX31_OTG_SIC_MASK | MX31_OTG_PM_BIT);
|
|
v |= (flags & MXC_EHCI_INTERFACE_MASK)
|
|
<< MX31_OTG_SIC_SHIFT;
|
|
if (flags & MXC_EHCI_POWER_PINS_ENABLED)
|
|
v |= MX31_OTG_PM_BIT;
|
|
|
|
break;
|
|
case 1: /* H1 port */
|
|
v &= ~(MX31_H1_SIC_MASK | MX31_H1_PM_BIT);
|
|
v |= (flags & MXC_EHCI_INTERFACE_MASK)
|
|
<< MX31_H1_SIC_SHIFT;
|
|
if (flags & MXC_EHCI_POWER_PINS_ENABLED)
|
|
v |= MX31_H1_PM_BIT;
|
|
|
|
if (!(flags & MXC_EHCI_TTL_ENABLED))
|
|
v |= MX31_H1_DT_BIT;
|
|
|
|
break;
|
|
case 2: /* H2 port */
|
|
v &= ~(MX31_H2_SIC_MASK | MX31_H2_PM_BIT);
|
|
v |= (flags & MXC_EHCI_INTERFACE_MASK)
|
|
<< MX31_H2_SIC_SHIFT;
|
|
if (!(flags & MXC_EHCI_POWER_PINS_ENABLED))
|
|
v |= MX31_H2_PM_BIT;
|
|
|
|
if (!(flags & MXC_EHCI_TTL_ENABLED))
|
|
v |= MX31_H2_DT_BIT;
|
|
|
|
break;
|
|
}
|
|
|
|
writel(v, IO_ADDRESS(MX31_OTG_BASE_ADDR +
|
|
USBCTRL_OTGBASE_OFFSET));
|
|
return 0;
|
|
}
|
|
|
|
printk(KERN_WARNING
|
|
"%s() unable to setup USBCONTROL for this CPU\n", __func__);
|
|
return -EINVAL;
|
|
}
|
|
EXPORT_SYMBOL(mxc_set_usbcontrol);
|
|
|