mirror of
https://github.com/torvalds/linux.git
synced 2024-11-06 03:51:48 +00:00
71919403dc
This reverts commit 529febeee6.
To quote Dirk:
This commit introduces a check for the USB PHY clock.
Problem is that CTRL_PHY_CLK_VALID bit seems not to be present
on all Freescale ehci implementations, at least P1022 does not
have it. So this check always fails and the driver never gets
loaded.
So we need to revert this patch.
Reported-by: Dirk Eibach <Eibach@gdsys.de>
Cc: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Cc: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
54 lines
2.1 KiB
C
54 lines
2.1 KiB
C
/* Copyright (C) 2005-2010 Freescale Semiconductor, Inc.
|
|
* Copyright (c) 2005 MontaVista Software
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
#ifndef _EHCI_FSL_H
|
|
#define _EHCI_FSL_H
|
|
|
|
/* offsets for the non-ehci registers in the FSL SOC USB controller */
|
|
#define FSL_SOC_USB_SBUSCFG 0x90
|
|
#define SBUSCFG_INCR8 0x02 /* INCR8, specified */
|
|
#define FSL_SOC_USB_ULPIVP 0x170
|
|
#define FSL_SOC_USB_PORTSC1 0x184
|
|
#define PORT_PTS_MSK (3<<30)
|
|
#define PORT_PTS_UTMI (0<<30)
|
|
#define PORT_PTS_ULPI (2<<30)
|
|
#define PORT_PTS_SERIAL (3<<30)
|
|
#define PORT_PTS_PTW (1<<28)
|
|
#define FSL_SOC_USB_PORTSC2 0x188
|
|
#define FSL_SOC_USB_USBMODE 0x1a8
|
|
#define USBMODE_CM_MASK (3 << 0) /* controller mode mask */
|
|
#define USBMODE_CM_HOST (3 << 0) /* controller mode: host */
|
|
#define USBMODE_ES (1 << 2) /* (Big) Endian Select */
|
|
|
|
#define FSL_SOC_USB_USBGENCTRL 0x200
|
|
#define USBGENCTRL_PPP (1 << 3)
|
|
#define USBGENCTRL_PFP (1 << 2)
|
|
#define FSL_SOC_USB_ISIPHYCTRL 0x204
|
|
#define ISIPHYCTRL_PXE (1)
|
|
#define ISIPHYCTRL_PHYE (1 << 4)
|
|
|
|
#define FSL_SOC_USB_SNOOP1 0x400 /* NOTE: big-endian */
|
|
#define FSL_SOC_USB_SNOOP2 0x404 /* NOTE: big-endian */
|
|
#define FSL_SOC_USB_AGECNTTHRSH 0x408 /* NOTE: big-endian */
|
|
#define FSL_SOC_USB_PRICTRL 0x40c /* NOTE: big-endian */
|
|
#define FSL_SOC_USB_SICTRL 0x410 /* NOTE: big-endian */
|
|
#define FSL_SOC_USB_CTRL 0x500 /* NOTE: big-endian */
|
|
#define CTRL_UTMI_PHY_EN (1<<9)
|
|
#define CTRL_PHY_CLK_VALID (1 << 17)
|
|
#define SNOOP_SIZE_2GB 0x1e
|
|
#endif /* _EHCI_FSL_H */
|