mirror of
https://github.com/torvalds/linux.git
synced 2024-12-20 18:11:47 +00:00
fa48f84a8c
Many aspects of the Blackfin memory map is exactly the same across all variants. Rather than copy and paste all of these duplicated values in each header, unify all of these into the common Blackfin memory map header file. In the process, push down BF561 SMP specific stuff to the BF561 specific header to keep the noise down. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
85 lines
2.1 KiB
C
85 lines
2.1 KiB
C
/*
|
|
* BF548 memory map
|
|
*
|
|
* Copyright 2004-2009 Analog Devices Inc.
|
|
* Licensed under the GPL-2 or later.
|
|
*/
|
|
|
|
#ifndef __BFIN_MACH_MEM_MAP_H__
|
|
#define __BFIN_MACH_MEM_MAP_H__
|
|
|
|
#ifndef __BFIN_MEM_MAP_H__
|
|
# error "do not include mach/mem_map.h directly -- use asm/mem_map.h"
|
|
#endif
|
|
|
|
/* Async Memory Banks */
|
|
#define ASYNC_BANK3_BASE 0x2C000000 /* Async Bank 3 */
|
|
#define ASYNC_BANK3_SIZE 0x04000000 /* 64M */
|
|
#define ASYNC_BANK2_BASE 0x28000000 /* Async Bank 2 */
|
|
#define ASYNC_BANK2_SIZE 0x04000000 /* 64M */
|
|
#define ASYNC_BANK1_BASE 0x24000000 /* Async Bank 1 */
|
|
#define ASYNC_BANK1_SIZE 0x04000000 /* 64M */
|
|
#define ASYNC_BANK0_BASE 0x20000000 /* Async Bank 0 */
|
|
#define ASYNC_BANK0_SIZE 0x04000000 /* 64M */
|
|
|
|
/* Boot ROM Memory */
|
|
|
|
#define BOOT_ROM_START 0xEF000000
|
|
#define BOOT_ROM_LENGTH 0x1000
|
|
|
|
/* L1 Instruction ROM */
|
|
|
|
#define L1_ROM_START 0xFFA14000
|
|
#define L1_ROM_LENGTH 0x10000
|
|
|
|
/* Level 1 Memory */
|
|
|
|
/* Memory Map for ADSP-BF548 processors */
|
|
#ifdef CONFIG_BFIN_ICACHE
|
|
#define BFIN_ICACHESIZE (16*1024)
|
|
#else
|
|
#define BFIN_ICACHESIZE (0*1024)
|
|
#endif
|
|
|
|
#define L1_CODE_START 0xFFA00000
|
|
#define L1_DATA_A_START 0xFF800000
|
|
#define L1_DATA_B_START 0xFF900000
|
|
|
|
#define L1_CODE_LENGTH 0xC000
|
|
|
|
#ifdef CONFIG_BFIN_DCACHE
|
|
|
|
#ifdef CONFIG_BFIN_DCACHE_BANKA
|
|
#define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH (0x8000 - 0x4000)
|
|
#define L1_DATA_B_LENGTH 0x8000
|
|
#define BFIN_DCACHESIZE (16*1024)
|
|
#define BFIN_DSUPBANKS 1
|
|
#else
|
|
#define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH (0x8000 - 0x4000)
|
|
#define L1_DATA_B_LENGTH (0x8000 - 0x4000)
|
|
#define BFIN_DCACHESIZE (32*1024)
|
|
#define BFIN_DSUPBANKS 2
|
|
#endif
|
|
|
|
#else
|
|
#define DMEM_CNTR (ASRAM_BSRAM | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH 0x8000
|
|
#define L1_DATA_B_LENGTH 0x8000
|
|
#define BFIN_DCACHESIZE (0*1024)
|
|
#define BFIN_DSUPBANKS 0
|
|
#endif /*CONFIG_BFIN_DCACHE*/
|
|
|
|
/* Level 2 Memory */
|
|
#define L2_START 0xFEB00000
|
|
#if defined(CONFIG_BF542)
|
|
# define L2_LENGTH 0
|
|
#elif defined(CONFIG_BF544)
|
|
# define L2_LENGTH 0x10000
|
|
#else
|
|
# define L2_LENGTH 0x20000
|
|
#endif
|
|
|
|
#endif
|