mirror of
https://github.com/torvalds/linux.git
synced 2024-12-29 14:21:47 +00:00
288e6eaa06
Most arches have an asm/gpio.h that merely includes linux/gpio.h. The
others select ARCH_HAVE_CUSTOM_GPIO_H, and when that's selected,
linux/gpio.h includes asm/gpio.h.
Therefore, code should include linux/gpio.h instead of including asm/gpio.h
directly.
Remove includes of asm/gpio.h, adding an include of linux/gpio.h when
necessary.
This is a follow-on to 7563bbf89d ("gpiolib/arches: Centralise
bolierplate asm/gpio.h").
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: Thomas Gleixner <tglx@linutronix.de>
Acked-by: Arnd Bergmann <arnd@arndb.de>
Acked-by: Alexandre Courbot <acourbot@nvidia.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
379 lines
9.5 KiB
C
379 lines
9.5 KiB
C
/*
|
|
* MPC52xx gpio driver
|
|
*
|
|
* Copyright (c) 2008 Sascha Hauer <s.hauer@pengutronix.de>, Pengutronix
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2
|
|
* as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <linux/of.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/of_gpio.h>
|
|
#include <linux/io.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/module.h>
|
|
|
|
#include <asm/mpc52xx.h>
|
|
#include <sysdev/fsl_soc.h>
|
|
|
|
static DEFINE_SPINLOCK(gpio_lock);
|
|
|
|
struct mpc52xx_gpiochip {
|
|
struct of_mm_gpio_chip mmchip;
|
|
unsigned int shadow_dvo;
|
|
unsigned int shadow_gpioe;
|
|
unsigned int shadow_ddr;
|
|
};
|
|
|
|
/*
|
|
* GPIO LIB API implementation for wakeup GPIOs.
|
|
*
|
|
* There's a maximum of 8 wakeup GPIOs. Which of these are available
|
|
* for use depends on your board setup.
|
|
*
|
|
* 0 -> GPIO_WKUP_7
|
|
* 1 -> GPIO_WKUP_6
|
|
* 2 -> PSC6_1
|
|
* 3 -> PSC6_0
|
|
* 4 -> ETH_17
|
|
* 5 -> PSC3_9
|
|
* 6 -> PSC2_4
|
|
* 7 -> PSC1_4
|
|
*
|
|
*/
|
|
static int mpc52xx_wkup_gpio_get(struct gpio_chip *gc, unsigned int gpio)
|
|
{
|
|
struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
|
|
struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
|
|
unsigned int ret;
|
|
|
|
ret = (in_8(®s->wkup_ival) >> (7 - gpio)) & 1;
|
|
|
|
pr_debug("%s: gpio: %d ret: %d\n", __func__, gpio, ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static inline void
|
|
__mpc52xx_wkup_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
|
|
{
|
|
struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
|
|
struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
|
|
struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
|
|
|
|
if (val)
|
|
chip->shadow_dvo |= 1 << (7 - gpio);
|
|
else
|
|
chip->shadow_dvo &= ~(1 << (7 - gpio));
|
|
|
|
out_8(®s->wkup_dvo, chip->shadow_dvo);
|
|
}
|
|
|
|
static void
|
|
mpc52xx_wkup_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
|
|
{
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&gpio_lock, flags);
|
|
|
|
__mpc52xx_wkup_gpio_set(gc, gpio, val);
|
|
|
|
spin_unlock_irqrestore(&gpio_lock, flags);
|
|
|
|
pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
|
|
}
|
|
|
|
static int mpc52xx_wkup_gpio_dir_in(struct gpio_chip *gc, unsigned int gpio)
|
|
{
|
|
struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
|
|
struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
|
|
struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&gpio_lock, flags);
|
|
|
|
/* set the direction */
|
|
chip->shadow_ddr &= ~(1 << (7 - gpio));
|
|
out_8(®s->wkup_ddr, chip->shadow_ddr);
|
|
|
|
/* and enable the pin */
|
|
chip->shadow_gpioe |= 1 << (7 - gpio);
|
|
out_8(®s->wkup_gpioe, chip->shadow_gpioe);
|
|
|
|
spin_unlock_irqrestore(&gpio_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int
|
|
mpc52xx_wkup_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val)
|
|
{
|
|
struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
|
|
struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
|
|
struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&gpio_lock, flags);
|
|
|
|
__mpc52xx_wkup_gpio_set(gc, gpio, val);
|
|
|
|
/* Then set direction */
|
|
chip->shadow_ddr |= 1 << (7 - gpio);
|
|
out_8(®s->wkup_ddr, chip->shadow_ddr);
|
|
|
|
/* Finally enable the pin */
|
|
chip->shadow_gpioe |= 1 << (7 - gpio);
|
|
out_8(®s->wkup_gpioe, chip->shadow_gpioe);
|
|
|
|
spin_unlock_irqrestore(&gpio_lock, flags);
|
|
|
|
pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mpc52xx_wkup_gpiochip_probe(struct platform_device *ofdev)
|
|
{
|
|
struct mpc52xx_gpiochip *chip;
|
|
struct mpc52xx_gpio_wkup __iomem *regs;
|
|
struct gpio_chip *gc;
|
|
int ret;
|
|
|
|
chip = devm_kzalloc(&ofdev->dev, sizeof(*chip), GFP_KERNEL);
|
|
if (!chip)
|
|
return -ENOMEM;
|
|
|
|
platform_set_drvdata(ofdev, chip);
|
|
|
|
gc = &chip->mmchip.gc;
|
|
|
|
gc->ngpio = 8;
|
|
gc->direction_input = mpc52xx_wkup_gpio_dir_in;
|
|
gc->direction_output = mpc52xx_wkup_gpio_dir_out;
|
|
gc->get = mpc52xx_wkup_gpio_get;
|
|
gc->set = mpc52xx_wkup_gpio_set;
|
|
|
|
ret = of_mm_gpiochip_add_data(ofdev->dev.of_node, &chip->mmchip, chip);
|
|
if (ret)
|
|
return ret;
|
|
|
|
regs = chip->mmchip.regs;
|
|
chip->shadow_gpioe = in_8(®s->wkup_gpioe);
|
|
chip->shadow_ddr = in_8(®s->wkup_ddr);
|
|
chip->shadow_dvo = in_8(®s->wkup_dvo);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mpc52xx_gpiochip_remove(struct platform_device *ofdev)
|
|
{
|
|
struct mpc52xx_gpiochip *chip = platform_get_drvdata(ofdev);
|
|
|
|
of_mm_gpiochip_remove(&chip->mmchip);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id mpc52xx_wkup_gpiochip_match[] = {
|
|
{ .compatible = "fsl,mpc5200-gpio-wkup", },
|
|
{}
|
|
};
|
|
|
|
static struct platform_driver mpc52xx_wkup_gpiochip_driver = {
|
|
.driver = {
|
|
.name = "mpc5200-gpio-wkup",
|
|
.of_match_table = mpc52xx_wkup_gpiochip_match,
|
|
},
|
|
.probe = mpc52xx_wkup_gpiochip_probe,
|
|
.remove = mpc52xx_gpiochip_remove,
|
|
};
|
|
|
|
/*
|
|
* GPIO LIB API implementation for simple GPIOs
|
|
*
|
|
* There's a maximum of 32 simple GPIOs. Which of these are available
|
|
* for use depends on your board setup.
|
|
* The numbering reflects the bit numbering in the port registers:
|
|
*
|
|
* 0..1 > reserved
|
|
* 2..3 > IRDA
|
|
* 4..7 > ETHR
|
|
* 8..11 > reserved
|
|
* 12..15 > USB
|
|
* 16..17 > reserved
|
|
* 18..23 > PSC3
|
|
* 24..27 > PSC2
|
|
* 28..31 > PSC1
|
|
*/
|
|
static int mpc52xx_simple_gpio_get(struct gpio_chip *gc, unsigned int gpio)
|
|
{
|
|
struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
|
|
struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
|
|
unsigned int ret;
|
|
|
|
ret = (in_be32(®s->simple_ival) >> (31 - gpio)) & 1;
|
|
|
|
return ret;
|
|
}
|
|
|
|
static inline void
|
|
__mpc52xx_simple_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
|
|
{
|
|
struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
|
|
struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
|
|
struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
|
|
|
|
if (val)
|
|
chip->shadow_dvo |= 1 << (31 - gpio);
|
|
else
|
|
chip->shadow_dvo &= ~(1 << (31 - gpio));
|
|
out_be32(®s->simple_dvo, chip->shadow_dvo);
|
|
}
|
|
|
|
static void
|
|
mpc52xx_simple_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
|
|
{
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&gpio_lock, flags);
|
|
|
|
__mpc52xx_simple_gpio_set(gc, gpio, val);
|
|
|
|
spin_unlock_irqrestore(&gpio_lock, flags);
|
|
|
|
pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
|
|
}
|
|
|
|
static int mpc52xx_simple_gpio_dir_in(struct gpio_chip *gc, unsigned int gpio)
|
|
{
|
|
struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
|
|
struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
|
|
struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&gpio_lock, flags);
|
|
|
|
/* set the direction */
|
|
chip->shadow_ddr &= ~(1 << (31 - gpio));
|
|
out_be32(®s->simple_ddr, chip->shadow_ddr);
|
|
|
|
/* and enable the pin */
|
|
chip->shadow_gpioe |= 1 << (31 - gpio);
|
|
out_be32(®s->simple_gpioe, chip->shadow_gpioe);
|
|
|
|
spin_unlock_irqrestore(&gpio_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int
|
|
mpc52xx_simple_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val)
|
|
{
|
|
struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
|
|
struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
|
|
struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&gpio_lock, flags);
|
|
|
|
/* First set initial value */
|
|
__mpc52xx_simple_gpio_set(gc, gpio, val);
|
|
|
|
/* Then set direction */
|
|
chip->shadow_ddr |= 1 << (31 - gpio);
|
|
out_be32(®s->simple_ddr, chip->shadow_ddr);
|
|
|
|
/* Finally enable the pin */
|
|
chip->shadow_gpioe |= 1 << (31 - gpio);
|
|
out_be32(®s->simple_gpioe, chip->shadow_gpioe);
|
|
|
|
spin_unlock_irqrestore(&gpio_lock, flags);
|
|
|
|
pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mpc52xx_simple_gpiochip_probe(struct platform_device *ofdev)
|
|
{
|
|
struct mpc52xx_gpiochip *chip;
|
|
struct gpio_chip *gc;
|
|
struct mpc52xx_gpio __iomem *regs;
|
|
int ret;
|
|
|
|
chip = devm_kzalloc(&ofdev->dev, sizeof(*chip), GFP_KERNEL);
|
|
if (!chip)
|
|
return -ENOMEM;
|
|
|
|
platform_set_drvdata(ofdev, chip);
|
|
|
|
gc = &chip->mmchip.gc;
|
|
|
|
gc->ngpio = 32;
|
|
gc->direction_input = mpc52xx_simple_gpio_dir_in;
|
|
gc->direction_output = mpc52xx_simple_gpio_dir_out;
|
|
gc->get = mpc52xx_simple_gpio_get;
|
|
gc->set = mpc52xx_simple_gpio_set;
|
|
|
|
ret = of_mm_gpiochip_add_data(ofdev->dev.of_node, &chip->mmchip, chip);
|
|
if (ret)
|
|
return ret;
|
|
|
|
regs = chip->mmchip.regs;
|
|
chip->shadow_gpioe = in_be32(®s->simple_gpioe);
|
|
chip->shadow_ddr = in_be32(®s->simple_ddr);
|
|
chip->shadow_dvo = in_be32(®s->simple_dvo);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id mpc52xx_simple_gpiochip_match[] = {
|
|
{ .compatible = "fsl,mpc5200-gpio", },
|
|
{}
|
|
};
|
|
|
|
static struct platform_driver mpc52xx_simple_gpiochip_driver = {
|
|
.driver = {
|
|
.name = "mpc5200-gpio",
|
|
.of_match_table = mpc52xx_simple_gpiochip_match,
|
|
},
|
|
.probe = mpc52xx_simple_gpiochip_probe,
|
|
.remove = mpc52xx_gpiochip_remove,
|
|
};
|
|
|
|
static struct platform_driver * const drivers[] = {
|
|
&mpc52xx_wkup_gpiochip_driver,
|
|
&mpc52xx_simple_gpiochip_driver,
|
|
};
|
|
|
|
static int __init mpc52xx_gpio_init(void)
|
|
{
|
|
return platform_register_drivers(drivers, ARRAY_SIZE(drivers));
|
|
}
|
|
|
|
/* Make sure we get initialised before anyone else tries to use us */
|
|
subsys_initcall(mpc52xx_gpio_init);
|
|
|
|
static void __exit mpc52xx_gpio_exit(void)
|
|
{
|
|
platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
|
|
}
|
|
module_exit(mpc52xx_gpio_exit);
|
|
|
|
MODULE_DESCRIPTION("Freescale MPC52xx gpio driver");
|
|
MODULE_AUTHOR("Sascha Hauer <s.hauer@pengutronix.de");
|
|
MODULE_LICENSE("GPL v2");
|
|
|