mirror of
https://github.com/torvalds/linux.git
synced 2024-12-21 02:21:36 +00:00
4455efc908
Keystone PCI hardware supports both RC and EP modes and devcfg register has bits to boot strap the device to either of these modes. It seems proper to add this functionality to the boot loader rather than in the driver as device will be operating in either mode, not both any time. Currently the driver supports only RC mode and hence register configuration in the driver is not needed and the driver can assume the hardware is in RC mode. Also update the DT documentation accordingly. Signed-off-by: Murali Karicheri <m-karicheri2@ti.com> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Acked-by: Arnd Bergmann <arnd@arndb.de>
64 lines
2.2 KiB
Plaintext
64 lines
2.2 KiB
Plaintext
TI Keystone PCIe interface
|
|
|
|
Keystone PCI host Controller is based on Designware PCI h/w version 3.65.
|
|
It shares common functions with PCIe Designware core driver and inherit
|
|
common properties defined in
|
|
Documentation/devicetree/bindings/pci/designware-pci.txt
|
|
|
|
Please refer to Documentation/devicetree/bindings/pci/designware-pci.txt
|
|
for the details of Designware DT bindings. Additional properties are
|
|
described here as well as properties that are not applicable.
|
|
|
|
Required Properties:-
|
|
|
|
compatibility: "ti,keystone-pcie"
|
|
reg: index 1 is the base address and length of DW application registers.
|
|
index 2 is the base address and length of PCI device ID register.
|
|
|
|
pcie_msi_intc : Interrupt controller device node for MSI IRQ chip
|
|
interrupt-cells: should be set to 1
|
|
interrupt-parent: Parent interrupt controller phandle
|
|
interrupts: GIC interrupt lines connected to PCI MSI interrupt lines
|
|
|
|
Example:
|
|
pcie_msi_intc: msi-interrupt-controller {
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <GIC_SPI 30 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 31 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 32 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 33 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 34 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 35 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 36 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 37 IRQ_TYPE_EDGE_RISING>;
|
|
};
|
|
|
|
pcie_intc: Interrupt controller device node for Legacy IRQ chip
|
|
interrupt-cells: should be set to 1
|
|
interrupt-parent: Parent interrupt controller phandle
|
|
interrupts: GIC interrupt lines connected to PCI Legacy interrupt lines
|
|
|
|
Example:
|
|
pcie_intc: legacy-interrupt-controller {
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <GIC_SPI 26 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 27 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 28 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 29 IRQ_TYPE_EDGE_RISING>;
|
|
};
|
|
|
|
Optional properties:-
|
|
phys: phandle to Generic Keystone SerDes phy for PCI
|
|
phy-names: name of the Generic Keystine SerDes phy for PCI
|
|
- If boot loader already does PCI link establishment, then phys and
|
|
phy-names shouldn't be present.
|
|
|
|
Designware DT Properties not applicable for Keystone PCI
|
|
|
|
1. pcie_bus clock-names not used. Instead, a phandle to phys is used.
|
|
|