linux/arch/csky/mm/tlb.c
Guo Ren 9d35dc3006 csky: Revert mmu ASID mechanism
Current C-SKY ASID mechanism is from mips and it doesn't work well
with multi-cores. ASID per core mechanism is not suitable for C-SKY
SMP tlb maintain operations, eg: tlbi.vas need share the same asid
in all processors and it'll invalid the tlb entry in all cores with
the same asid.

This patch is prepare for new ASID mechanism.

Signed-off-by: Guo Ren <ren_guo@c-sky.com>
Cc: Arnd Bergmann <arnd@arndb.de>
2019-07-19 14:21:36 +08:00

44 lines
783 B
C

// SPDX-License-Identifier: GPL-2.0
// Copyright (C) 2018 Hangzhou C-SKY Microsystems co.,ltd.
#include <linux/init.h>
#include <linux/mm.h>
#include <linux/module.h>
#include <linux/sched.h>
#include <asm/mmu_context.h>
#include <asm/pgtable.h>
#include <asm/setup.h>
void flush_tlb_all(void)
{
tlb_invalid_all();
}
void flush_tlb_mm(struct mm_struct *mm)
{
tlb_invalid_all();
}
void flush_tlb_range(struct vm_area_struct *vma, unsigned long start,
unsigned long end)
{
tlb_invalid_all();
}
void flush_tlb_kernel_range(unsigned long start, unsigned long end)
{
tlb_invalid_all();
}
void flush_tlb_page(struct vm_area_struct *vma, unsigned long addr)
{
tlb_invalid_all();
}
void flush_tlb_one(unsigned long addr)
{
tlb_invalid_all();
}
EXPORT_SYMBOL(flush_tlb_one);