mirror of
https://github.com/torvalds/linux.git
synced 2024-12-03 17:41:22 +00:00
9952f6918d
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms and conditions of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not see http www gnu org licenses extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 228 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Steve Winslow <swinslow@gmail.com> Reviewed-by: Richard Fontana <rfontana@redhat.com> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190528171438.107155473@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
80 lines
2.0 KiB
C
80 lines
2.0 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright Altera Corporation (C) 2016. All rights reserved.
|
|
*/
|
|
#include <linux/io.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/of_address.h>
|
|
|
|
#include "core.h"
|
|
|
|
/* A10 System Manager L2 ECC Control register */
|
|
#define A10_MPU_CTRL_L2_ECC_OFST 0x0
|
|
#define A10_MPU_CTRL_L2_ECC_EN BIT(0)
|
|
|
|
/* A10 System Manager Global IRQ Mask register */
|
|
#define A10_SYSMGR_ECC_INTMASK_CLR_OFST 0x98
|
|
#define A10_SYSMGR_ECC_INTMASK_CLR_L2 BIT(0)
|
|
|
|
/* A10 System Manager L2 ECC IRQ Clear register */
|
|
#define A10_SYSMGR_MPU_CLEAR_L2_ECC_OFST 0xA8
|
|
#define A10_SYSMGR_MPU_CLEAR_L2_ECC (BIT(31) | BIT(15))
|
|
|
|
void socfpga_init_l2_ecc(void)
|
|
{
|
|
struct device_node *np;
|
|
void __iomem *mapped_l2_edac_addr;
|
|
|
|
np = of_find_compatible_node(NULL, NULL, "altr,socfpga-l2-ecc");
|
|
if (!np) {
|
|
pr_err("Unable to find socfpga-l2-ecc in dtb\n");
|
|
return;
|
|
}
|
|
|
|
mapped_l2_edac_addr = of_iomap(np, 0);
|
|
of_node_put(np);
|
|
if (!mapped_l2_edac_addr) {
|
|
pr_err("Unable to find L2 ECC mapping in dtb\n");
|
|
return;
|
|
}
|
|
|
|
/* Enable ECC */
|
|
writel(0x01, mapped_l2_edac_addr);
|
|
iounmap(mapped_l2_edac_addr);
|
|
}
|
|
|
|
void socfpga_init_arria10_l2_ecc(void)
|
|
{
|
|
struct device_node *np;
|
|
void __iomem *mapped_l2_edac_addr;
|
|
|
|
/* Find the L2 EDAC device tree node */
|
|
np = of_find_compatible_node(NULL, NULL, "altr,socfpga-a10-l2-ecc");
|
|
if (!np) {
|
|
pr_err("Unable to find socfpga-a10-l2-ecc in dtb\n");
|
|
return;
|
|
}
|
|
|
|
mapped_l2_edac_addr = of_iomap(np, 0);
|
|
of_node_put(np);
|
|
if (!mapped_l2_edac_addr) {
|
|
pr_err("Unable to find L2 ECC mapping in dtb\n");
|
|
return;
|
|
}
|
|
|
|
if (!sys_manager_base_addr) {
|
|
pr_err("System Manager not mapped for L2 ECC\n");
|
|
goto exit;
|
|
}
|
|
/* Clear any pending IRQs */
|
|
writel(A10_SYSMGR_MPU_CLEAR_L2_ECC, (sys_manager_base_addr +
|
|
A10_SYSMGR_MPU_CLEAR_L2_ECC_OFST));
|
|
/* Enable ECC */
|
|
writel(A10_SYSMGR_ECC_INTMASK_CLR_L2, sys_manager_base_addr +
|
|
A10_SYSMGR_ECC_INTMASK_CLR_OFST);
|
|
writel(A10_MPU_CTRL_L2_ECC_EN, mapped_l2_edac_addr +
|
|
A10_MPU_CTRL_L2_ECC_OFST);
|
|
exit:
|
|
iounmap(mapped_l2_edac_addr);
|
|
}
|