mirror of
https://github.com/torvalds/linux.git
synced 2024-12-22 19:01:37 +00:00
2d4a9af172
This patch is part of the abstracting chip backplane handle code series. Reviewed-by: Arend van Spriel <arend@broadcom.com> Signed-off-by: Franky Lin <frankyl@broadcom.com> Signed-off-by: Arend van Spriel <arend@broadcom.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
144 lines
4.5 KiB
C
144 lines
4.5 KiB
C
/*
|
|
* Copyright (c) 2011 Broadcom Corporation
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
|
|
* SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
|
|
* OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
|
|
* CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
#ifndef _BRCMFMAC_SDIO_CHIP_H_
|
|
#define _BRCMFMAC_SDIO_CHIP_H_
|
|
|
|
/*
|
|
* Core reg address translation.
|
|
* Both macro's returns a 32 bits byte address on the backplane bus.
|
|
*/
|
|
#define CORE_CC_REG(base, field) \
|
|
(base + offsetof(struct chipcregs, field))
|
|
#define CORE_BUS_REG(base, field) \
|
|
(base + offsetof(struct sdpcmd_regs, field))
|
|
#define CORE_SB(base, field) \
|
|
(base + SBCONFIGOFF + offsetof(struct sbconfig, field))
|
|
|
|
/* SDIO function 1 register CHIPCLKCSR */
|
|
/* Force ALP request to backplane */
|
|
#define SBSDIO_FORCE_ALP 0x01
|
|
/* Force HT request to backplane */
|
|
#define SBSDIO_FORCE_HT 0x02
|
|
/* Force ILP request to backplane */
|
|
#define SBSDIO_FORCE_ILP 0x04
|
|
/* Make ALP ready (power up xtal) */
|
|
#define SBSDIO_ALP_AVAIL_REQ 0x08
|
|
/* Make HT ready (power up PLL) */
|
|
#define SBSDIO_HT_AVAIL_REQ 0x10
|
|
/* Squelch clock requests from HW */
|
|
#define SBSDIO_FORCE_HW_CLKREQ_OFF 0x20
|
|
/* Status: ALP is ready */
|
|
#define SBSDIO_ALP_AVAIL 0x40
|
|
/* Status: HT is ready */
|
|
#define SBSDIO_HT_AVAIL 0x80
|
|
#define SBSDIO_AVBITS (SBSDIO_HT_AVAIL | SBSDIO_ALP_AVAIL)
|
|
#define SBSDIO_ALPAV(regval) ((regval) & SBSDIO_AVBITS)
|
|
#define SBSDIO_HTAV(regval) (((regval) & SBSDIO_AVBITS) == SBSDIO_AVBITS)
|
|
#define SBSDIO_ALPONLY(regval) (SBSDIO_ALPAV(regval) && !SBSDIO_HTAV(regval))
|
|
#define SBSDIO_CLKAV(regval, alponly) \
|
|
(SBSDIO_ALPAV(regval) && (alponly ? 1 : SBSDIO_HTAV(regval)))
|
|
|
|
/* sbimstate */
|
|
#define SBIM_IBE 0x20000 /* inbanderror */
|
|
#define SBIM_TO 0x40000 /* timeout */
|
|
#define SBIM_BY 0x01800000 /* busy (sonics >= 2.3) */
|
|
#define SBIM_RJ 0x02000000 /* reject (sonics >= 2.3) */
|
|
|
|
/* sbtmstatelow */
|
|
#define SBTML_RESET 0x0001 /* reset */
|
|
#define SBTML_REJ_MASK 0x0006 /* reject field */
|
|
#define SBTML_REJ 0x0002 /* reject */
|
|
#define SBTML_TMPREJ 0x0004 /* temporary reject(error recovery) */
|
|
/* Shift to locate the SI control flags in sbtml */
|
|
#define SBTML_SICF_SHIFT 16
|
|
|
|
/* sbtmstatehigh */
|
|
#define SBTMH_SERR 0x0001 /* serror */
|
|
#define SBTMH_INT 0x0002 /* interrupt */
|
|
#define SBTMH_BUSY 0x0004 /* busy */
|
|
#define SBTMH_TO 0x0020 /* timeout (sonics >= 2.3) */
|
|
/* Shift to locate the SI status flags in sbtmh */
|
|
#define SBTMH_SISF_SHIFT 16
|
|
|
|
/* sbidlow */
|
|
#define SBIDL_INIT 0x80 /* initiator */
|
|
|
|
struct chip_info {
|
|
u32 chip;
|
|
u32 chiprev;
|
|
u32 cccorebase;
|
|
u32 ccrev;
|
|
u32 cccaps;
|
|
u32 buscorebase; /* 32 bits backplane bus address */
|
|
u32 buscorerev;
|
|
u32 buscoretype;
|
|
u32 ramcorebase;
|
|
u32 armcorebase;
|
|
u32 pmurev;
|
|
u32 pmucaps;
|
|
u32 ramsize;
|
|
};
|
|
|
|
struct sbconfig {
|
|
u32 PAD[2];
|
|
u32 sbipsflag; /* initiator port ocp slave flag */
|
|
u32 PAD[3];
|
|
u32 sbtpsflag; /* target port ocp slave flag */
|
|
u32 PAD[11];
|
|
u32 sbtmerrloga; /* (sonics >= 2.3) */
|
|
u32 PAD;
|
|
u32 sbtmerrlog; /* (sonics >= 2.3) */
|
|
u32 PAD[3];
|
|
u32 sbadmatch3; /* address match3 */
|
|
u32 PAD;
|
|
u32 sbadmatch2; /* address match2 */
|
|
u32 PAD;
|
|
u32 sbadmatch1; /* address match1 */
|
|
u32 PAD[7];
|
|
u32 sbimstate; /* initiator agent state */
|
|
u32 sbintvec; /* interrupt mask */
|
|
u32 sbtmstatelow; /* target state */
|
|
u32 sbtmstatehigh; /* target state */
|
|
u32 sbbwa0; /* bandwidth allocation table0 */
|
|
u32 PAD;
|
|
u32 sbimconfiglow; /* initiator configuration */
|
|
u32 sbimconfighigh; /* initiator configuration */
|
|
u32 sbadmatch0; /* address match0 */
|
|
u32 PAD;
|
|
u32 sbtmconfiglow; /* target configuration */
|
|
u32 sbtmconfighigh; /* target configuration */
|
|
u32 sbbconfig; /* broadcast configuration */
|
|
u32 PAD;
|
|
u32 sbbstate; /* broadcast state */
|
|
u32 PAD[3];
|
|
u32 sbactcnfg; /* activate configuration */
|
|
u32 PAD[3];
|
|
u32 sbflagst; /* current sbflags */
|
|
u32 PAD[3];
|
|
u32 sbidlow; /* identification */
|
|
u32 sbidhigh; /* identification */
|
|
};
|
|
|
|
|
|
extern void brcmf_sdio_chip_coredisable(struct brcmf_sdio_dev *sdiodev,
|
|
u32 corebase);
|
|
extern int brcmf_sdio_chip_attach(struct brcmf_sdio_dev *sdiodev,
|
|
struct chip_info *ci, u32 regs);
|
|
|
|
|
|
#endif /* _BRCMFMAC_SDIO_CHIP_H_ */
|