mirror of
https://github.com/torvalds/linux.git
synced 2024-12-25 04:11:49 +00:00
4a92fe80be
On some targets, MCI_IRQ_MASK1 is not routed to the MSM in which case only "cmd_irq" must be used even for PIO. With this change, all the targets will use only "cmd_irq" for both CMD and PIO. Signed-off-by: Sahitya Tummala <stummala@codeaurora.org> Signed-off-by: David Brown <davidb@codeaurora.org> Signed-off-by: Chris Ball <cjb@laptop.org>
442 lines
9.7 KiB
C
442 lines
9.7 KiB
C
/* linux/arch/arm/mach-msm/devices.c
|
|
*
|
|
* Copyright (C) 2008 Google, Inc.
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/clkdev.h>
|
|
|
|
#include <mach/irqs.h>
|
|
#include <mach/msm_iomap.h>
|
|
#include "devices.h"
|
|
|
|
#include <asm/mach/flash.h>
|
|
#include <linux/mtd/nand.h>
|
|
#include <linux/mtd/partitions.h>
|
|
|
|
#include "clock.h"
|
|
#include "clock-pcom.h"
|
|
#include <mach/mmc.h>
|
|
|
|
static struct resource resources_uart1[] = {
|
|
{
|
|
.start = INT_UART1,
|
|
.end = INT_UART1,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
.start = MSM_UART1_PHYS,
|
|
.end = MSM_UART1_PHYS + MSM_UART1_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
.name = "uart_resource"
|
|
},
|
|
};
|
|
|
|
static struct resource resources_uart2[] = {
|
|
{
|
|
.start = INT_UART2,
|
|
.end = INT_UART2,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
.start = MSM_UART2_PHYS,
|
|
.end = MSM_UART2_PHYS + MSM_UART2_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
.name = "uart_resource"
|
|
},
|
|
};
|
|
|
|
static struct resource resources_uart3[] = {
|
|
{
|
|
.start = INT_UART3,
|
|
.end = INT_UART3,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
.start = MSM_UART3_PHYS,
|
|
.end = MSM_UART3_PHYS + MSM_UART3_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
.name = "uart_resource"
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_uart1 = {
|
|
.name = "msm_serial",
|
|
.id = 0,
|
|
.num_resources = ARRAY_SIZE(resources_uart1),
|
|
.resource = resources_uart1,
|
|
};
|
|
|
|
struct platform_device msm_device_uart2 = {
|
|
.name = "msm_serial",
|
|
.id = 1,
|
|
.num_resources = ARRAY_SIZE(resources_uart2),
|
|
.resource = resources_uart2,
|
|
};
|
|
|
|
struct platform_device msm_device_uart3 = {
|
|
.name = "msm_serial",
|
|
.id = 2,
|
|
.num_resources = ARRAY_SIZE(resources_uart3),
|
|
.resource = resources_uart3,
|
|
};
|
|
|
|
static struct resource resources_i2c[] = {
|
|
{
|
|
.start = MSM_I2C_PHYS,
|
|
.end = MSM_I2C_PHYS + MSM_I2C_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = INT_PWB_I2C,
|
|
.end = INT_PWB_I2C,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_i2c = {
|
|
.name = "msm_i2c",
|
|
.id = 0,
|
|
.num_resources = ARRAY_SIZE(resources_i2c),
|
|
.resource = resources_i2c,
|
|
};
|
|
|
|
static struct resource resources_hsusb[] = {
|
|
{
|
|
.start = MSM_HSUSB_PHYS,
|
|
.end = MSM_HSUSB_PHYS + MSM_HSUSB_SIZE,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = INT_USB_HS,
|
|
.end = INT_USB_HS,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_hsusb = {
|
|
.name = "msm_hsusb",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(resources_hsusb),
|
|
.resource = resources_hsusb,
|
|
.dev = {
|
|
.coherent_dma_mask = 0xffffffff,
|
|
},
|
|
};
|
|
|
|
struct flash_platform_data msm_nand_data = {
|
|
.parts = NULL,
|
|
.nr_parts = 0,
|
|
};
|
|
|
|
static struct resource resources_nand[] = {
|
|
[0] = {
|
|
.start = 7,
|
|
.end = 7,
|
|
.flags = IORESOURCE_DMA,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_nand = {
|
|
.name = "msm_nand",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(resources_nand),
|
|
.resource = resources_nand,
|
|
.dev = {
|
|
.platform_data = &msm_nand_data,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_smd = {
|
|
.name = "msm_smd",
|
|
.id = -1,
|
|
};
|
|
|
|
static struct resource resources_sdc1[] = {
|
|
{
|
|
.start = MSM_SDC1_PHYS,
|
|
.end = MSM_SDC1_PHYS + MSM_SDC1_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = INT_SDC1_0,
|
|
.end = INT_SDC1_0,
|
|
.flags = IORESOURCE_IRQ,
|
|
.name = "cmd_irq",
|
|
},
|
|
{
|
|
.flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
|
|
.name = "status_irq"
|
|
},
|
|
{
|
|
.start = 8,
|
|
.end = 8,
|
|
.flags = IORESOURCE_DMA,
|
|
},
|
|
};
|
|
|
|
static struct resource resources_sdc2[] = {
|
|
{
|
|
.start = MSM_SDC2_PHYS,
|
|
.end = MSM_SDC2_PHYS + MSM_SDC2_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = INT_SDC2_0,
|
|
.end = INT_SDC2_0,
|
|
.flags = IORESOURCE_IRQ,
|
|
.name = "cmd_irq",
|
|
},
|
|
{
|
|
.flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
|
|
.name = "status_irq"
|
|
},
|
|
{
|
|
.start = 8,
|
|
.end = 8,
|
|
.flags = IORESOURCE_DMA,
|
|
},
|
|
};
|
|
|
|
static struct resource resources_sdc3[] = {
|
|
{
|
|
.start = MSM_SDC3_PHYS,
|
|
.end = MSM_SDC3_PHYS + MSM_SDC3_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = INT_SDC3_0,
|
|
.end = INT_SDC3_0,
|
|
.flags = IORESOURCE_IRQ,
|
|
.name = "cmd_irq",
|
|
},
|
|
{
|
|
.flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
|
|
.name = "status_irq"
|
|
},
|
|
{
|
|
.start = 8,
|
|
.end = 8,
|
|
.flags = IORESOURCE_DMA,
|
|
},
|
|
};
|
|
|
|
static struct resource resources_sdc4[] = {
|
|
{
|
|
.start = MSM_SDC4_PHYS,
|
|
.end = MSM_SDC4_PHYS + MSM_SDC4_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = INT_SDC4_0,
|
|
.end = INT_SDC4_0,
|
|
.flags = IORESOURCE_IRQ,
|
|
.name = "cmd_irq",
|
|
},
|
|
{
|
|
.flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
|
|
.name = "status_irq"
|
|
},
|
|
{
|
|
.start = 8,
|
|
.end = 8,
|
|
.flags = IORESOURCE_DMA,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_sdc1 = {
|
|
.name = "msm_sdcc",
|
|
.id = 1,
|
|
.num_resources = ARRAY_SIZE(resources_sdc1),
|
|
.resource = resources_sdc1,
|
|
.dev = {
|
|
.coherent_dma_mask = 0xffffffff,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_sdc2 = {
|
|
.name = "msm_sdcc",
|
|
.id = 2,
|
|
.num_resources = ARRAY_SIZE(resources_sdc2),
|
|
.resource = resources_sdc2,
|
|
.dev = {
|
|
.coherent_dma_mask = 0xffffffff,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_sdc3 = {
|
|
.name = "msm_sdcc",
|
|
.id = 3,
|
|
.num_resources = ARRAY_SIZE(resources_sdc3),
|
|
.resource = resources_sdc3,
|
|
.dev = {
|
|
.coherent_dma_mask = 0xffffffff,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_sdc4 = {
|
|
.name = "msm_sdcc",
|
|
.id = 4,
|
|
.num_resources = ARRAY_SIZE(resources_sdc4),
|
|
.resource = resources_sdc4,
|
|
.dev = {
|
|
.coherent_dma_mask = 0xffffffff,
|
|
},
|
|
};
|
|
|
|
static struct platform_device *msm_sdcc_devices[] __initdata = {
|
|
&msm_device_sdc1,
|
|
&msm_device_sdc2,
|
|
&msm_device_sdc3,
|
|
&msm_device_sdc4,
|
|
};
|
|
|
|
int __init msm_add_sdcc(unsigned int controller,
|
|
struct msm_mmc_platform_data *plat,
|
|
unsigned int stat_irq, unsigned long stat_irq_flags)
|
|
{
|
|
struct platform_device *pdev;
|
|
struct resource *res;
|
|
|
|
if (controller < 1 || controller > 4)
|
|
return -EINVAL;
|
|
|
|
pdev = msm_sdcc_devices[controller-1];
|
|
pdev->dev.platform_data = plat;
|
|
|
|
res = platform_get_resource_byname(pdev, IORESOURCE_IRQ, "status_irq");
|
|
if (!res)
|
|
return -EINVAL;
|
|
else if (stat_irq) {
|
|
res->start = res->end = stat_irq;
|
|
res->flags &= ~IORESOURCE_DISABLED;
|
|
res->flags |= stat_irq_flags;
|
|
}
|
|
|
|
return platform_device_register(pdev);
|
|
}
|
|
|
|
static struct resource resources_mddi0[] = {
|
|
{
|
|
.start = MSM_PMDH_PHYS,
|
|
.end = MSM_PMDH_PHYS + MSM_PMDH_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = INT_MDDI_PRI,
|
|
.end = INT_MDDI_PRI,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct resource resources_mddi1[] = {
|
|
{
|
|
.start = MSM_EMDH_PHYS,
|
|
.end = MSM_EMDH_PHYS + MSM_EMDH_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = INT_MDDI_EXT,
|
|
.end = INT_MDDI_EXT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_mddi0 = {
|
|
.name = "msm_mddi",
|
|
.id = 0,
|
|
.num_resources = ARRAY_SIZE(resources_mddi0),
|
|
.resource = resources_mddi0,
|
|
.dev = {
|
|
.coherent_dma_mask = 0xffffffff,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_mddi1 = {
|
|
.name = "msm_mddi",
|
|
.id = 1,
|
|
.num_resources = ARRAY_SIZE(resources_mddi1),
|
|
.resource = resources_mddi1,
|
|
.dev = {
|
|
.coherent_dma_mask = 0xffffffff,
|
|
},
|
|
};
|
|
|
|
static struct resource resources_mdp[] = {
|
|
{
|
|
.start = MSM_MDP_PHYS,
|
|
.end = MSM_MDP_PHYS + MSM_MDP_SIZE - 1,
|
|
.name = "mdp",
|
|
.flags = IORESOURCE_MEM
|
|
},
|
|
{
|
|
.start = INT_MDP,
|
|
.end = INT_MDP,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
struct platform_device msm_device_mdp = {
|
|
.name = "msm_mdp",
|
|
.id = 0,
|
|
.num_resources = ARRAY_SIZE(resources_mdp),
|
|
.resource = resources_mdp,
|
|
};
|
|
|
|
struct clk_lookup msm_clocks_7x01a[] = {
|
|
CLK_PCOM("adm_clk", ADM_CLK, NULL, 0),
|
|
CLK_PCOM("adsp_clk", ADSP_CLK, NULL, 0),
|
|
CLK_PCOM("ebi1_clk", EBI1_CLK, NULL, 0),
|
|
CLK_PCOM("ebi2_clk", EBI2_CLK, NULL, 0),
|
|
CLK_PCOM("ecodec_clk", ECODEC_CLK, NULL, 0),
|
|
CLK_PCOM("emdh_clk", EMDH_CLK, NULL, OFF),
|
|
CLK_PCOM("gp_clk", GP_CLK, NULL, 0),
|
|
CLK_PCOM("grp_clk", GRP_3D_CLK, NULL, OFF),
|
|
CLK_PCOM("i2c_clk", I2C_CLK, "msm_i2c.0", 0),
|
|
CLK_PCOM("icodec_rx_clk", ICODEC_RX_CLK, NULL, 0),
|
|
CLK_PCOM("icodec_tx_clk", ICODEC_TX_CLK, NULL, 0),
|
|
CLK_PCOM("imem_clk", IMEM_CLK, NULL, OFF),
|
|
CLK_PCOM("mdc_clk", MDC_CLK, NULL, 0),
|
|
CLK_PCOM("mdp_clk", MDP_CLK, NULL, OFF),
|
|
CLK_PCOM("pbus_clk", PBUS_CLK, NULL, 0),
|
|
CLK_PCOM("pcm_clk", PCM_CLK, NULL, 0),
|
|
CLK_PCOM("mddi_clk", PMDH_CLK, NULL, OFF | CLK_MINMAX),
|
|
CLK_PCOM("sdac_clk", SDAC_CLK, NULL, OFF),
|
|
CLK_PCOM("sdc_clk", SDC1_CLK, "msm_sdcc.1", OFF),
|
|
CLK_PCOM("sdc_pclk", SDC1_P_CLK, "msm_sdcc.1", OFF),
|
|
CLK_PCOM("sdc_clk", SDC2_CLK, "msm_sdcc.2", OFF),
|
|
CLK_PCOM("sdc_pclk", SDC2_P_CLK, "msm_sdcc.2", OFF),
|
|
CLK_PCOM("sdc_clk", SDC3_CLK, "msm_sdcc.3", OFF),
|
|
CLK_PCOM("sdc_pclk", SDC3_P_CLK, "msm_sdcc.3", OFF),
|
|
CLK_PCOM("sdc_clk", SDC4_CLK, "msm_sdcc.4", OFF),
|
|
CLK_PCOM("sdc_pclk", SDC4_P_CLK, "msm_sdcc.4", OFF),
|
|
CLK_PCOM("tsif_clk", TSIF_CLK, NULL, 0),
|
|
CLK_PCOM("tsif_ref_clk", TSIF_REF_CLK, NULL, 0),
|
|
CLK_PCOM("tv_dac_clk", TV_DAC_CLK, NULL, 0),
|
|
CLK_PCOM("tv_enc_clk", TV_ENC_CLK, NULL, 0),
|
|
CLK_PCOM("uart_clk", UART1_CLK, "msm_serial.0", OFF),
|
|
CLK_PCOM("uart_clk", UART2_CLK, "msm_serial.1", 0),
|
|
CLK_PCOM("uart_clk", UART3_CLK, "msm_serial.2", OFF),
|
|
CLK_PCOM("uart1dm_clk", UART1DM_CLK, NULL, OFF),
|
|
CLK_PCOM("uart2dm_clk", UART2DM_CLK, NULL, 0),
|
|
CLK_PCOM("usb_hs_clk", USB_HS_CLK, "msm_hsusb", OFF),
|
|
CLK_PCOM("usb_hs_pclk", USB_HS_P_CLK, "msm_hsusb", OFF),
|
|
CLK_PCOM("usb_otg_clk", USB_OTG_CLK, NULL, 0),
|
|
CLK_PCOM("vdc_clk", VDC_CLK, NULL, OFF ),
|
|
CLK_PCOM("vfe_clk", VFE_CLK, NULL, OFF),
|
|
CLK_PCOM("vfe_mdc_clk", VFE_MDC_CLK, NULL, OFF),
|
|
};
|
|
|
|
unsigned msm_num_clocks_7x01a = ARRAY_SIZE(msm_clocks_7x01a);
|