mirror of
https://github.com/torvalds/linux.git
synced 2024-12-28 13:51:44 +00:00
d91e8a3eec
Commit 30f9f2fb7b ("mtd: denali: add a DT driver") supported the
clock enablement, but did not document it in the DT binding.
In addition to the existing clock, this commit adds more clocks based
on the IP specification.
According to the Denali User's Guide, this IP needs three clocks:
- clk: controller core clock
- clk_x: bus interface clock
- ecc_clk: clock at which ECC circuitry is run
The driver should accept the current single clock for the backward
compatibility, but the DT binding should represent the real hardware,
and future platforms must follow this.
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Reviewed-by: Boris Brezillon <boris.brezillon@bootlin.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
41 lines
1.6 KiB
Plaintext
41 lines
1.6 KiB
Plaintext
* Denali NAND controller
|
|
|
|
Required properties:
|
|
- compatible : should be one of the following:
|
|
"altr,socfpga-denali-nand" - for Altera SOCFPGA
|
|
"socionext,uniphier-denali-nand-v5a" - for Socionext UniPhier (v5a)
|
|
"socionext,uniphier-denali-nand-v5b" - for Socionext UniPhier (v5b)
|
|
- reg : should contain registers location and length for data and reg.
|
|
- reg-names: Should contain the reg names "nand_data" and "denali_reg"
|
|
- interrupts : The interrupt number.
|
|
- clocks: should contain phandle of the controller core clock, the bus
|
|
interface clock, and the ECC circuit clock.
|
|
- clock-names: should contain "nand", "nand_x", "ecc"
|
|
|
|
Optional properties:
|
|
- nand-ecc-step-size: see nand.txt for details. If present, the value must be
|
|
512 for "altr,socfpga-denali-nand"
|
|
1024 for "socionext,uniphier-denali-nand-v5a"
|
|
1024 for "socionext,uniphier-denali-nand-v5b"
|
|
- nand-ecc-strength: see nand.txt for details. Valid values are:
|
|
8, 15 for "altr,socfpga-denali-nand"
|
|
8, 16, 24 for "socionext,uniphier-denali-nand-v5a"
|
|
8, 16 for "socionext,uniphier-denali-nand-v5b"
|
|
- nand-ecc-maximize: see nand.txt for details
|
|
|
|
The device tree may optionally contain sub-nodes describing partitions of the
|
|
address space. See partition.txt for more detail.
|
|
|
|
Examples:
|
|
|
|
nand: nand@ff900000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "altr,socfpga-denali-nand";
|
|
reg = <0xff900000 0x20>, <0xffb80000 0x1000>;
|
|
reg-names = "nand_data", "denali_reg";
|
|
clocks = <&nand_clk>, <&nand_x_clk>, <&nand_ecc_clk>;
|
|
clock-names = "nand", "nand_x", "ecc";
|
|
interrupts = <0 144 4>;
|
|
};
|