mirror of
https://github.com/torvalds/linux.git
synced 2024-11-29 23:51:37 +00:00
e990f3fb92
The R-Car V3U System Controller (SYSC) driver no longer needs these
includes since the factoring out of the common R-Car Gen4 SYSC driver in
commit e62906d631 ("soc: renesas: rcar-gen4-sysc: Introduce R-Car
Gen4 SYSC driver").
The R-Car S4-8 and V4H SYSC drivers never needed these includes, as
these drivers always used the common R-Car Gen4 SYSC driver.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/5b440f84ab8b52499ab307c84154dcbc0f41d1d7.1705931035.git.geert+renesas@glider.be
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
65 lines
2.9 KiB
C
65 lines
2.9 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Renesas R-Car V3U System Controller
|
|
*
|
|
* Copyright (C) 2020 Renesas Electronics Corp.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <dt-bindings/power/r8a779a0-sysc.h>
|
|
|
|
#include "rcar-gen4-sysc.h"
|
|
|
|
static struct rcar_gen4_sysc_area r8a779a0_areas[] __initdata = {
|
|
{ "always-on", R8A779A0_PD_ALWAYS_ON, -1, PD_ALWAYS_ON },
|
|
{ "a3e0", R8A779A0_PD_A3E0, R8A779A0_PD_ALWAYS_ON, PD_SCU },
|
|
{ "a3e1", R8A779A0_PD_A3E1, R8A779A0_PD_ALWAYS_ON, PD_SCU },
|
|
{ "a2e0d0", R8A779A0_PD_A2E0D0, R8A779A0_PD_A3E0, PD_SCU },
|
|
{ "a2e0d1", R8A779A0_PD_A2E0D1, R8A779A0_PD_A3E0, PD_SCU },
|
|
{ "a2e1d0", R8A779A0_PD_A2E1D0, R8A779A0_PD_A3E1, PD_SCU },
|
|
{ "a2e1d1", R8A779A0_PD_A2E1D1, R8A779A0_PD_A3E1, PD_SCU },
|
|
{ "a1e0d0c0", R8A779A0_PD_A1E0D0C0, R8A779A0_PD_A2E0D0, PD_CPU_NOCR },
|
|
{ "a1e0d0c1", R8A779A0_PD_A1E0D0C1, R8A779A0_PD_A2E0D0, PD_CPU_NOCR },
|
|
{ "a1e0d1c0", R8A779A0_PD_A1E0D1C0, R8A779A0_PD_A2E0D1, PD_CPU_NOCR },
|
|
{ "a1e0d1c1", R8A779A0_PD_A1E0D1C1, R8A779A0_PD_A2E0D1, PD_CPU_NOCR },
|
|
{ "a1e1d0c0", R8A779A0_PD_A1E1D0C0, R8A779A0_PD_A2E1D0, PD_CPU_NOCR },
|
|
{ "a1e1d0c1", R8A779A0_PD_A1E1D0C1, R8A779A0_PD_A2E1D0, PD_CPU_NOCR },
|
|
{ "a1e1d1c0", R8A779A0_PD_A1E1D1C0, R8A779A0_PD_A2E1D1, PD_CPU_NOCR },
|
|
{ "a1e1d1c1", R8A779A0_PD_A1E1D1C1, R8A779A0_PD_A2E1D1, PD_CPU_NOCR },
|
|
{ "3dg-a", R8A779A0_PD_3DG_A, R8A779A0_PD_ALWAYS_ON },
|
|
{ "3dg-b", R8A779A0_PD_3DG_B, R8A779A0_PD_3DG_A },
|
|
{ "a3vip0", R8A779A0_PD_A3VIP0, R8A779A0_PD_ALWAYS_ON },
|
|
{ "a3vip1", R8A779A0_PD_A3VIP1, R8A779A0_PD_ALWAYS_ON },
|
|
{ "a3vip3", R8A779A0_PD_A3VIP3, R8A779A0_PD_ALWAYS_ON },
|
|
{ "a3vip2", R8A779A0_PD_A3VIP2, R8A779A0_PD_ALWAYS_ON },
|
|
{ "a3isp01", R8A779A0_PD_A3ISP01, R8A779A0_PD_ALWAYS_ON },
|
|
{ "a3isp23", R8A779A0_PD_A3ISP23, R8A779A0_PD_ALWAYS_ON },
|
|
{ "a3ir", R8A779A0_PD_A3IR, R8A779A0_PD_ALWAYS_ON },
|
|
{ "a2cn0", R8A779A0_PD_A2CN0, R8A779A0_PD_A3IR },
|
|
{ "a2imp01", R8A779A0_PD_A2IMP01, R8A779A0_PD_A3IR },
|
|
{ "a2dp0", R8A779A0_PD_A2DP0, R8A779A0_PD_A3IR },
|
|
{ "a2cv0", R8A779A0_PD_A2CV0, R8A779A0_PD_A3IR },
|
|
{ "a2cv1", R8A779A0_PD_A2CV1, R8A779A0_PD_A3IR },
|
|
{ "a2cv4", R8A779A0_PD_A2CV4, R8A779A0_PD_A3IR },
|
|
{ "a2cv6", R8A779A0_PD_A2CV6, R8A779A0_PD_A3IR },
|
|
{ "a2cn2", R8A779A0_PD_A2CN2, R8A779A0_PD_A3IR },
|
|
{ "a2imp23", R8A779A0_PD_A2IMP23, R8A779A0_PD_A3IR },
|
|
{ "a2dp1", R8A779A0_PD_A2DP1, R8A779A0_PD_A3IR },
|
|
{ "a2cv2", R8A779A0_PD_A2CV2, R8A779A0_PD_A3IR },
|
|
{ "a2cv3", R8A779A0_PD_A2CV3, R8A779A0_PD_A3IR },
|
|
{ "a2cv5", R8A779A0_PD_A2CV5, R8A779A0_PD_A3IR },
|
|
{ "a2cv7", R8A779A0_PD_A2CV7, R8A779A0_PD_A3IR },
|
|
{ "a2cn1", R8A779A0_PD_A2CN1, R8A779A0_PD_A3IR },
|
|
{ "a1cnn0", R8A779A0_PD_A1CNN0, R8A779A0_PD_A2CN0 },
|
|
{ "a1cnn2", R8A779A0_PD_A1CNN2, R8A779A0_PD_A2CN2 },
|
|
{ "a1dsp0", R8A779A0_PD_A1DSP0, R8A779A0_PD_A2CN2 },
|
|
{ "a1cnn1", R8A779A0_PD_A1CNN1, R8A779A0_PD_A2CN1 },
|
|
{ "a1dsp1", R8A779A0_PD_A1DSP1, R8A779A0_PD_A2CN1 },
|
|
};
|
|
|
|
const struct rcar_gen4_sysc_info r8a779a0_sysc_info __initconst = {
|
|
.areas = r8a779a0_areas,
|
|
.num_areas = ARRAY_SIZE(r8a779a0_areas),
|
|
};
|