mirror of
https://github.com/torvalds/linux.git
synced 2024-12-26 21:02:19 +00:00
edb2a385ec
No core changes this time! Just a calm all-over-the-place drivers, updates and fixes cycle as it seems. New drivers/subdrivers: - Actions Semiconductor S900 driver with more Actions variants for S700, S500 in the pipe. Also generic GPIO support on top of the same driver and IRQ support is in the pipe. - Renesas r8a77470 PFC support. - Renesas r8a77990 PFC support. - Allwinner Sunxi H6 R_PIO support. - Rockchip PX30 support. - Meson Meson8m2 support. - Remove support for the ill-fated Samsung Exynos 5440 SoC. Improvements: - Context save/restore support in pinctrl-single. - External interrupt support for the Mediatek MT7622. - Qualcomm ACPI HID QCOM8002 supported. Fixes: - Fix up suspend/resume support for Exynos 5433. - Fix Strago DMI fixes on the Intel Cherryview. -----BEGIN PGP SIGNATURE----- iQIcBAABAgAGBQJbGOinAAoJEEEQszewGV1zogcQAIaSUz5bwGhP+FmmIiHpJlGH MxpdIqu5cMg4e4IUA8jjB70xXgA48CLhAv/r6KjUIoF4G5wkDQS3vH+kIesdVbbK pmF1LvyJ0PfB6sWdUx98gevCtI0ok4lSvIr9fSGQjcZt5U6Ln4hrhs34Hz12+e3K BLhW+O1k1BbYEiPPpddgKL0F7cbEabx9wS056VjJKKbUxYMVprzaB4m/pbLHKrjW vgFis/HQyEEC0erdLCRxF4rpzoTYGhE5XaOygZjjjdawU3wa+RyndNAlxhTwSFS4 W7ZJ41QRKM2vedlxUYpZk5hRWxsLF3cAeBfdtJpvavsqJLZutcuhw1vRTo8+WZ0k X1KdtZmYnxOY+qoyg36uHf+kimcMUAHNKGVSoDxpbUEeJ+nSb7BD9YWfBlRikuq8 R0QDZ8+YxhqEt8np+SJx984Gnh2Rhxw9sWNJpJt609Nlp6aqTvmzuQbJPchHNk95 KNeFU/PZc0jPQLQVnrlHKQ/UM7PnnOYpGzloq+LBZpnHOHZJW1S8iOvJcPfay2eA x/zZfj8/IaXELa7Bh8kZrI2UIxvxvVtF+zfRMbupVRr8+CqDOz3m/g9G298NWv5+ SBnJJcLZikxgMvOupH3FKfdgQ7tgfJrXzKynasUm33Ex90cst5REFSlLVhzU0CLb 2TtsB46XFugt3czmKsi9 =6On2 -----END PGP SIGNATURE----- Merge tag 'pinctrl-v4.18-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl Pull pin control updates from Linus Walleij: "This is the bulk of pin control changes for v4.18. No core changes this time! Just a calm all-over-the-place drivers, updates and fixes cycle as it seems. New drivers/subdrivers: - Actions Semiconductor S900 driver with more Actions variants for S700, S500 in the pipe. Also generic GPIO support on top of the same driver and IRQ support is in the pipe. - Renesas r8a77470 PFC support. - Renesas r8a77990 PFC support. - Allwinner Sunxi H6 R_PIO support. - Rockchip PX30 support. - Meson Meson8m2 support. - Remove support for the ill-fated Samsung Exynos 5440 SoC. Improvements: - Context save/restore support in pinctrl-single. - External interrupt support for the Mediatek MT7622. - Qualcomm ACPI HID QCOM8002 supported. Fixes: - Fix up suspend/resume support for Exynos 5433. - Fix Strago DMI fixes on the Intel Cherryview" * tag 'pinctrl-v4.18-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl: (72 commits) pinctrl: cherryview: limit Strago DMI workarounds to version 1.0 pinctrl: at91-pio4: add missing of_node_put pinctrl: armada-37xx: Fix spurious irq management gpiolib: discourage gpiochip_add_pin[group]_range for DT pinctrls pinctrl: msm: fix gpio-hog related boot issues MAINTAINERS: update entry for Mediatek pin controller pinctrl: mediatek: remove unused fields in struct mtk_eint_hw pinctrl: mediatek: use generic EINT register maps for each SoC pinctrl: mediatek: add EINT support to MT7622 SoC pinctrl: mediatek: refactor EINT related code for all MediaTek pinctrl can fit dt-bindings: pinctrl: add external interrupt support to MT7622 pinctrl pinctrl: freescale: Switch to SPDX identifier pinctrl: samsung: Fix suspend/resume for Exynos5433 GPF1..5 banks pinctrl: sh-pfc: rcar-gen3: Fix grammar in static pin comments pinctrl: sh-pfc: r8a77965: Add I2C pin support pinctrl: sh-pfc: r8a77990: Add EthernetAVB pins, groups and functions pinctrl: sh-pfc: r8a77990: Add I2C{1,2,4,5,6,7} pins, groups and functions pinctrl: sh-pfc: r8a77990: Add SCIF pins, groups and functions pinctrl: sh-pfc: r8a77990: Add bias pinconf support pinctrl: sh-pfc: Initial R8A77990 PFC support ...
149 lines
4.2 KiB
Plaintext
149 lines
4.2 KiB
Plaintext
* Allwinner A1X Pin Controller
|
|
|
|
The pins controlled by sunXi pin controller are organized in banks,
|
|
each bank has 32 pins. Each pin has 7 multiplexing functions, with
|
|
the first two functions being GPIO in and out. The configuration on
|
|
the pins includes drive strength and pull-up.
|
|
|
|
Required properties:
|
|
- compatible: Should be one of the following (depending on your SoC):
|
|
"allwinner,sun4i-a10-pinctrl"
|
|
"allwinner,sun5i-a10s-pinctrl"
|
|
"allwinner,sun5i-a13-pinctrl"
|
|
"allwinner,sun6i-a31-pinctrl"
|
|
"allwinner,sun6i-a31s-pinctrl"
|
|
"allwinner,sun6i-a31-r-pinctrl"
|
|
"allwinner,sun7i-a20-pinctrl"
|
|
"allwinner,sun8i-a23-pinctrl"
|
|
"allwinner,sun8i-a23-r-pinctrl"
|
|
"allwinner,sun8i-a33-pinctrl"
|
|
"allwinner,sun9i-a80-pinctrl"
|
|
"allwinner,sun9i-a80-r-pinctrl"
|
|
"allwinner,sun8i-a83t-pinctrl"
|
|
"allwinner,sun8i-a83t-r-pinctrl"
|
|
"allwinner,sun8i-h3-pinctrl"
|
|
"allwinner,sun8i-h3-r-pinctrl"
|
|
"allwinner,sun8i-r40-pinctrl"
|
|
"allwinner,sun50i-a64-pinctrl"
|
|
"allwinner,sun50i-a64-r-pinctrl"
|
|
"allwinner,sun50i-h5-pinctrl"
|
|
"allwinner,sun50i-h6-pinctrl"
|
|
"allwinner,sun50i-h6-r-pinctrl"
|
|
"nextthing,gr8-pinctrl"
|
|
|
|
- reg: Should contain the register physical address and length for the
|
|
pin controller.
|
|
|
|
- clocks: phandle to the clocks feeding the pin controller:
|
|
- "apb": the gated APB parent clock
|
|
- "hosc": the high frequency oscillator in the system
|
|
- "losc": the low frequency oscillator in the system
|
|
|
|
Note: For backward compatibility reasons, the hosc and losc clocks are only
|
|
required if you need to use the optional input-debounce property. Any new
|
|
device tree should set them.
|
|
|
|
Optional properties:
|
|
- input-debounce: Array of debouncing periods in microseconds. One period per
|
|
irq bank found in the controller. 0 if no setup required.
|
|
|
|
|
|
Please refer to pinctrl-bindings.txt in this directory for details of the
|
|
common pinctrl bindings used by client devices.
|
|
|
|
A pinctrl node should contain at least one subnodes representing the
|
|
pinctrl groups available on the machine. Each subnode will list the
|
|
pins it needs, and how they should be configured, with regard to muxer
|
|
configuration, drive strength and pullups. If one of these options is
|
|
not set, its actual value will be unspecified.
|
|
|
|
Allwinner A1X Pin Controller supports the generic pin multiplexing and
|
|
configuration bindings. For details on each properties, you can refer to
|
|
./pinctrl-bindings.txt.
|
|
|
|
Required sub-node properties:
|
|
- pins
|
|
- function
|
|
|
|
Optional sub-node properties:
|
|
- bias-disable
|
|
- bias-pull-up
|
|
- bias-pull-down
|
|
- drive-strength
|
|
|
|
*** Deprecated pin configuration and multiplexing binding
|
|
|
|
Required subnode-properties:
|
|
|
|
- allwinner,pins: List of strings containing the pin name.
|
|
- allwinner,function: Function to mux the pins listed above to.
|
|
|
|
Optional subnode-properties:
|
|
- allwinner,drive: Integer. Represents the current sent to the pin
|
|
0: 10 mA
|
|
1: 20 mA
|
|
2: 30 mA
|
|
3: 40 mA
|
|
- allwinner,pull: Integer.
|
|
0: No resistor
|
|
1: Pull-up resistor
|
|
2: Pull-down resistor
|
|
|
|
Examples:
|
|
|
|
pio: pinctrl@1c20800 {
|
|
compatible = "allwinner,sun5i-a13-pinctrl";
|
|
reg = <0x01c20800 0x400>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
uart1_pins_a: uart1@0 {
|
|
allwinner,pins = "PE10", "PE11";
|
|
allwinner,function = "uart1";
|
|
allwinner,drive = <0>;
|
|
allwinner,pull = <0>;
|
|
};
|
|
|
|
uart1_pins_b: uart1@1 {
|
|
allwinner,pins = "PG3", "PG4";
|
|
allwinner,function = "uart1";
|
|
allwinner,drive = <0>;
|
|
allwinner,pull = <0>;
|
|
};
|
|
};
|
|
|
|
|
|
GPIO and interrupt controller
|
|
-----------------------------
|
|
|
|
This hardware also acts as a GPIO controller and an interrupt
|
|
controller.
|
|
|
|
Consumers that would want to refer to one or the other (or both)
|
|
should provide through the usual *-gpios and interrupts properties a
|
|
cell with 3 arguments, first the number of the bank, then the pin
|
|
inside that bank, and finally the flags for the GPIO/interrupts.
|
|
|
|
Example:
|
|
|
|
xio: gpio@38 {
|
|
compatible = "nxp,pcf8574a";
|
|
reg = <0x38>;
|
|
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-parent = <&pio>;
|
|
interrupts = <6 0 IRQ_TYPE_EDGE_FALLING>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
};
|
|
|
|
reg_usb1_vbus: usb1-vbus {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "usb1-vbus";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
gpio = <&pio 7 6 GPIO_ACTIVE_HIGH>;
|
|
};
|