mirror of
https://github.com/torvalds/linux.git
synced 2024-11-23 04:31:50 +00:00
0c56f949f6
The Renesas RZ/V2M External Power Sequence Controller (PWC) IP is capable of: * external power supply on/off sequence generation * on/off signal generation for the LPDDR4 core power supply (LPVDD) * key input signals processing * general-purpose output pins Add the corresponding device driver. Signed-off-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/r/20230106125816.10600-3-fabrizio.castro.jz@renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
40 lines
1.5 KiB
Makefile
40 lines
1.5 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
# Generic, must be first because of soc_device_register()
|
|
obj-$(CONFIG_SOC_RENESAS) += renesas-soc.o
|
|
|
|
# SoC
|
|
obj-$(CONFIG_SYSC_R8A7742) += r8a7742-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A7743) += r8a7743-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A7745) += r8a7745-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A77470) += r8a77470-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A774A1) += r8a774a1-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A774B1) += r8a774b1-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A774C0) += r8a774c0-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A774E1) += r8a774e1-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A7779) += r8a7779-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A7790) += r8a7790-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A7791) += r8a7791-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A7792) += r8a7792-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A7794) += r8a7794-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A7795) += r8a7795-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A77960) += r8a7796-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A77961) += r8a7796-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A77965) += r8a77965-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A77970) += r8a77970-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A77980) += r8a77980-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A77990) += r8a77990-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A77995) += r8a77995-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A779A0) += r8a779a0-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A779F0) += r8a779f0-sysc.o
|
|
obj-$(CONFIG_SYSC_R8A779G0) += r8a779g0-sysc.o
|
|
ifdef CONFIG_SMP
|
|
obj-$(CONFIG_ARCH_R9A06G032) += r9a06g032-smp.o
|
|
endif
|
|
|
|
# Family
|
|
obj-$(CONFIG_PWC_RZV2M) += pwc-rzv2m.o
|
|
obj-$(CONFIG_RST_RCAR) += rcar-rst.o
|
|
obj-$(CONFIG_SYSC_RCAR) += rcar-sysc.o
|
|
obj-$(CONFIG_SYSC_RCAR_GEN4) += rcar-gen4-sysc.o
|
|
obj-$(CONFIG_SYSC_RMOBILE) += rmobile-sysc.o
|