mirror of
https://github.com/torvalds/linux.git
synced 2024-12-30 14:52:05 +00:00
67520f3a89
Based on work done earlier by Sascha Hauer Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Eric Bénard <eric@eukrea.com> [ukl: actually squash the two approaches together] Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
85 lines
2.3 KiB
C
85 lines
2.3 KiB
C
/*
|
|
* MX3 CPU type detection
|
|
*
|
|
* Copyright (c) 2009 Daniel Mack <daniel@caiaq.de>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/io.h>
|
|
#include <mach/hardware.h>
|
|
#include <mach/iim.h>
|
|
|
|
unsigned int mx31_cpu_rev;
|
|
EXPORT_SYMBOL(mx31_cpu_rev);
|
|
|
|
struct mx3_cpu_type {
|
|
u8 srev;
|
|
const char *name;
|
|
const char *v;
|
|
unsigned int rev;
|
|
};
|
|
|
|
static struct mx3_cpu_type mx31_cpu_type[] __initdata = {
|
|
{ .srev = 0x00, .name = "i.MX31(L)", .v = "1.0", .rev = MX3x_CHIP_REV_1_0 },
|
|
{ .srev = 0x10, .name = "i.MX31", .v = "1.1", .rev = MX3x_CHIP_REV_1_1 },
|
|
{ .srev = 0x11, .name = "i.MX31L", .v = "1.1", .rev = MX3x_CHIP_REV_1_1 },
|
|
{ .srev = 0x12, .name = "i.MX31", .v = "1.15", .rev = MX3x_CHIP_REV_1_1 },
|
|
{ .srev = 0x13, .name = "i.MX31L", .v = "1.15", .rev = MX3x_CHIP_REV_1_1 },
|
|
{ .srev = 0x14, .name = "i.MX31", .v = "1.2", .rev = MX3x_CHIP_REV_1_2 },
|
|
{ .srev = 0x15, .name = "i.MX31L", .v = "1.2", .rev = MX3x_CHIP_REV_1_2 },
|
|
{ .srev = 0x28, .name = "i.MX31", .v = "2.0", .rev = MX3x_CHIP_REV_2_0 },
|
|
{ .srev = 0x29, .name = "i.MX31L", .v = "2.0", .rev = MX3x_CHIP_REV_2_0 },
|
|
};
|
|
|
|
void __init mx31_read_cpu_rev(void)
|
|
{
|
|
u32 i, srev;
|
|
|
|
/* read SREV register from IIM module */
|
|
srev = __raw_readl(MX31_IO_ADDRESS(MX31_IIM_BASE_ADDR + MXC_IIMSREV));
|
|
|
|
for (i = 0; i < ARRAY_SIZE(mx31_cpu_type); i++)
|
|
if (srev == mx31_cpu_type[i].srev) {
|
|
printk(KERN_INFO
|
|
"CPU identified as %s, silicon rev %s\n",
|
|
mx31_cpu_type[i].name, mx31_cpu_type[i].v);
|
|
|
|
mx31_cpu_rev = mx31_cpu_type[i].rev;
|
|
return;
|
|
}
|
|
|
|
printk(KERN_WARNING "Unknown CPU identifier. srev = %02x\n", srev);
|
|
}
|
|
|
|
unsigned int mx35_cpu_rev;
|
|
EXPORT_SYMBOL(mx35_cpu_rev);
|
|
|
|
void __init mx35_read_cpu_rev(void)
|
|
{
|
|
u32 rev;
|
|
char *srev = "unknown";
|
|
|
|
rev = __raw_readl(MX35_IO_ADDRESS(MX35_IIM_BASE_ADDR + MXC_IIMSREV));
|
|
switch (rev) {
|
|
case 0x00:
|
|
mx35_cpu_rev = MX3x_CHIP_REV_1_0;
|
|
srev = "1.0";
|
|
break;
|
|
case 0x10:
|
|
mx35_cpu_rev = MX3x_CHIP_REV_2_0;
|
|
srev = "2.0";
|
|
break;
|
|
case 0x11:
|
|
mx35_cpu_rev = MX3x_CHIP_REV_2_1;
|
|
srev = "2.1";
|
|
break;
|
|
}
|
|
|
|
printk(KERN_INFO "CPU identified as i.MX35, silicon rev %s\n", srev);
|
|
}
|