mirror of
https://github.com/torvalds/linux.git
synced 2024-12-24 20:01:55 +00:00
50243efde0
This patch adds separate devicetree bindings for 11MPcore and
Cortex-{A5,A7,A15} PMUs in preparation for improved devicetree parsing
in the ARM perf-event CPU PMU driver.
Cc: Grant Likely <grant.likely@secretlab.ca>
Acked-by: Rob Herring <rob.herring@calxeda.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
26 lines
610 B
Plaintext
26 lines
610 B
Plaintext
* ARM Performance Monitor Units
|
|
|
|
ARM cores often have a PMU for counting cpu and cache events like cache misses
|
|
and hits. The interface to the PMU is part of the ARM ARM. The ARM PMU
|
|
representation in the device tree should be done as under:-
|
|
|
|
Required properties:
|
|
|
|
- compatible : should be one of
|
|
"arm,cortex-a15-pmu"
|
|
"arm,cortex-a9-pmu"
|
|
"arm,cortex-a8-pmu"
|
|
"arm,cortex-a7-pmu"
|
|
"arm,cortex-a5-pmu"
|
|
"arm,arm11mpcore-pmu"
|
|
"arm,arm1176-pmu"
|
|
"arm,arm1136-pmu"
|
|
- interrupts : 1 combined interrupt or 1 per core.
|
|
|
|
Example:
|
|
|
|
pmu {
|
|
compatible = "arm,cortex-a9-pmu";
|
|
interrupts = <100 101>;
|
|
};
|