mirror of
https://github.com/torvalds/linux.git
synced 2024-11-27 22:51:35 +00:00
61b43d4e91
On certain SoCs such as AM437x SoC, L3_noc error registers are
maintained in power domain such as per domain which looses context as part
of low power state such as RTC+DDR mode. On these platforms when we
mask interrupts which we cannot handle, the source of these interrupts
still remain on resume, however, the flag mux registers now contain
their reset value (unmasked) - this breaks the system with infinite
interrupts since we do not these interrupts to take place ever again.
To handle this: restore the masking of interrupts which we have
already recorded in the system as ones we cannot handle.
Fixes:
|
||
---|---|---|
.. | ||
arm-cci.c | ||
arm-ccn.c | ||
brcmstb_gisb.c | ||
imx-weim.c | ||
Kconfig | ||
Makefile | ||
mvebu-mbus.c | ||
omap_l3_noc.c | ||
omap_l3_noc.h | ||
omap_l3_smx.c | ||
omap_l3_smx.h | ||
omap-ocp2scp.c | ||
vexpress-config.c |