mirror of
https://github.com/torvalds/linux.git
synced 2024-11-23 20:51:44 +00:00
6ddcba9d48
It makes no sense to fall through to `break'. Therefore reorder the
switch statements so as to have the Cavium cases first, followed by the
default case, which improves readability and pacifies code analysis
tools. No change in semantics, assembly produced is exactly the same.
Reported-by: kernel test robot <lkp@intel.com>
Signed-off-by: Maciej W. Rozycki <macro@orcam.me.uk>
Fixes:
|
||
---|---|---|
.. | ||
c-octeon.c | ||
c-r3k.c | ||
c-r4k.c | ||
cache.c | ||
cerr-sb1.c | ||
cex-gen.S | ||
cex-oct.S | ||
cex-sb1.S | ||
context.c | ||
dma-noncoherent.c | ||
extable.c | ||
fault.c | ||
highmem.c | ||
hugetlbpage.c | ||
init.c | ||
ioremap64.c | ||
ioremap.c | ||
maccess.c | ||
Makefile | ||
mmap.c | ||
page-funcs.S | ||
page.c | ||
pgtable-32.c | ||
pgtable-64.c | ||
pgtable.c | ||
physaddr.c | ||
sc-debugfs.c | ||
sc-ip22.c | ||
sc-mips.c | ||
sc-r5k.c | ||
sc-rm7k.c | ||
tlb-funcs.S | ||
tlb-r3k.c | ||
tlb-r4k.c | ||
tlbex-fault.S | ||
tlbex.c | ||
uasm-micromips.c | ||
uasm-mips.c | ||
uasm.c |